mirage

FPGA implementation of digital filters synthesized using the frequency-response masking technique

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

FPGA implementation of digital filters synthesized using the frequency-response masking technique

Show full item record

Title: FPGA implementation of digital filters synthesized using the frequency-response masking technique
Author: Lim, Yong Ching; Yu, Ya Jun; Zheng, H. Q.; Foo, Say Wei
Copyright year: 2001
Abstract: The effective length of a filter designed using the frequency-response masking technique is very high and requires a very large number of delay elements. In this paper, we present some useful techniques for reducing the data transfer between the FPGA and external memory when the random logic are implemented using FPGA and the delay elements are implemented using external memory such as DRAM.
Type: Conference Paper
Conference name: IEEE International Symposium on Circuits and Systems (2001 : Sydney, Australia)
Rights: © 2001 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Accepted version

Files in this item

Files Size Format View Description
C41-II_173ISCAS2001LimYC.pdf 52.41Kb PDF View/Open Accepted version

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
FPGA implementation of digital filters synthesized using the frequency-response masking technique 539

Total downloads

All Bitstreams Views
C41-II_173ISCAS2001LimYC.pdf 323

Top country downloads

Country Code Views
United States of America 96
China 95
Singapore 60
India 12
France 7

Top city downloads

city Views
Mountain View 68
Singapore 60
Beijing 52
Bangalore 4
New Delhi 4

Downloads / month

  2014-10 2014-11 2014-12 total
C41-II_173ISCAS2001LimYC.pdf 0 0 10 10