mirage

Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications

Show full item record

Title: Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications
Author: Sia, Choon Beng; Ong, Beng Hwee; Chan, Kwok Wai; Yeo, Kiat Seng; Ma, Jianguo; Do, Manh Anh
Copyright year: 2005
Abstract: A new test structure layout technique and design methodology are used to investigate quantitatively how geometrical layout parameters such as core diameter, conductor spacing, and width would affect the performance of spiral inductors. For the 0.18-µm RFCMOS technology, experimental results in this paper reveal that inductors’ core diameters must be adequately large, more than 100 µm, to ensure high quality factor characteristics and their conductor spacing should be minimal to obtain larger per unit area inductance value. A novel design methodology which optimizes the conductor width of inductors allows alignment of their peak quality factor to the circuit’s operating frequency, enhancing the gain, input/output matching characteristics and noise figure of a giga-hertz amplifier.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Journal Article
Series/ Journal Title: IEEE transactions on electron devices
School: School of Electrical and Electronic Engineering
Rights: © 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.
Version: Published version

Files in this item

Files Size Format View Description
Physical layout ... ased RFIC applications.pdf 1.590Mb PDF View/Open Published version
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications 381

Total downloads

All Bitstreams Views
Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications.pdf 368

Top country downloads

Country Code Views
United States of America 152
China 31
India 31
Singapore 20
Germany 15

Top city downloads

city Views
Mountain View 79
Singapore 19
New Delhi 10
Madras 6
Scranton 6