mirage

Effective channel length and external series resistance models of scaled LDD pMOSFETs operating in a Bi-MOS hybrid-mode environment

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Effective channel length and external series resistance models of scaled LDD pMOSFETs operating in a Bi-MOS hybrid-mode environment

Show simple item record

dc.contributor.author Seah, Lionel Siau Hing
dc.contributor.author Yeo, Kiat Seng
dc.contributor.author Ma, Jianguo
dc.contributor.author Do, Manh Anh
dc.date.accessioned 2009-07-28T03:38:09Z
dc.date.available 2009-07-28T03:38:09Z
dc.date.copyright 2001
dc.date.issued 2009-07-28T03:38:09Z
dc.identifier.citation Seah, S. H., Yeo, K. S., Ma, J. G., & Do, M. A. (2001). Effective channel length and external series resistance models of scaled LDD pMOSFETs operating in a Bi-MOS hybrid-mode environment. IEEE Transactions on Electron Devices, 48(5), 1001-1004.
dc.identifier.issn 0018-9383
dc.identifier.uri http://hdl.handle.net/10220/4708
dc.description.abstract The effective channel length L-eff and total external series resistance R-TOTEXT of deep submicron lightly doped drain (LDD) pMOSFETs, operating in a Bi-MOS hybrid-mode environment, have been modeled as functions of bias and temperature. The accuracy of the device threshold voltage used in the L-eff and R-TOTEXT extraction routine is discussed. The proposed models have been verified for temperature ranging from 223 K to 398 K and source-to-body voltage V(sb) ≥ 0 V conditions.
dc.format.extent 4 p.
dc.language.iso en
dc.relation.ispartofseries IEEE transactions on electron devices
dc.rights © 2001 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
dc.subject DRNTU::Engineering::Electrical and electronic engineering.
dc.title Effective channel length and external series resistance models of scaled LDD pMOSFETs operating in a Bi-MOS hybrid-mode environment
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/16.918250
dc.description.version Published version

Files in this item

Files Size Format View Description
annel Length an ... ybrid-mode Environment.pdf 129.1Kb PDF View/Open Published version

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
Effective channel length and external series resistance models of scaled LDD pMOSFETs operating in a Bi-MOS hybrid-mode environment 334

Total downloads

All Bitstreams Views
annel Length and External Series Resistance Models of Scaled LDD pMOSFETs operating in a Bi-MOS Hybrid-mode Environment.pdf 204

Top country downloads

Country Code Views
United States of America 97
Singapore 23
China 21
Russian Federation 5
Taiwan 5

Top city downloads

city Views
Mountain View 73
Singapore 21
Scranton 4
Redmond 3
Daegu 2