mirage

Modeling and layout optimization of differential inductors for Silicon-based RFIC applications.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Modeling and layout optimization of differential inductors for Silicon-based RFIC applications.

Show simple item record

dc.contributor.author Sia, Choon Beng.
dc.contributor.author Ong, Beng Hwee.
dc.contributor.author Lim, Wei Meng.
dc.contributor.author Yeo, Kiat Seng.
dc.contributor.author Alam, Tariq.
dc.date.accessioned 2009-07-28T04:17:45Z
dc.date.available 2009-07-28T04:17:45Z
dc.date.copyright 2008
dc.date.issued 2009-07-28T04:17:45Z
dc.identifier.citation Sia, C. B., Ong, B. H., Lim, W. M., Yeo, K. S., & Alam, T. (2008). Modeling and layout optimization of differential inductors for Silicon-based RFIC applications. IEEE Transactions on Electron Devices, 55(4), 1058-1066.
dc.identifier.issn 0018-9383
dc.identifier.uri http://hdl.handle.net/10220/4710
dc.description.abstract A scalable RF differential inductor model has been developed, enabling device performance versus layout size tradeoffs and optimization as well as accurate circuit predictions. Comparing inductors with identical inductance values up to an operating frequency of 10 GHz, large conductor width designs are found to yield good performance for inductors with small inductance values. As differential inductance or operating frequency increases, interactions between metallization resistive and substrate losses discourage the use of large widths as it consumes silicon area and degrades device performance.
dc.format.extent 9 p.
dc.language.iso en
dc.relation.ispartofseries IEEE transactions on electron devices
dc.rights © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
dc.subject DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits.
dc.title Modeling and layout optimization of differential inductors for Silicon-based RFIC applications.
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/TED.2008.917536
dc.description.version Published version

Files in this item

Files Size Format View Description
Modeling and La ... ased RFIC Applications.pdf 774.1Kb PDF View/Open Published version

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
Modeling and layout optimization of differential inductors for Silicon-based RFIC applications. 337

Total downloads

All Bitstreams Views
Modeling and Layout Optimization of Differential Inductors for Silicon-Based RFIC Applications.pdf 510

Top country downloads

Country Code Views
United States of America 205
China 72
Singapore 29
Russian Federation 22
Germany 19

Top city downloads

city Views
Mountain View 86
Beijing 24
Singapore 24
Irvine 14
Taipei 12