mirage

Design and optimization of the extended true single-phase clock-based prescaler.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Design and optimization of the extended true single-phase clock-based prescaler.

Show full item record

Title: Design and optimization of the extended true single-phase clock-based prescaler.
Author: Yu, Xiao Peng.; Do, Manh Anh.; Lim, Wei Meng.; Yeo, Kiat Seng.; Ma, Jianguo.
Copyright year: 2006
Abstract: The power consumption and operating frequency of the extended true single-phase clock (E-TSPC)-based frequency divider is investigated. The short-circuit power and the switching power in the E-TSPC-based divider are calculated and simulated. A low-power divide-by-2/3 unit of a prescaler is proposed and implemented using a CMOS technology. Compared with the existing design, a 25% reduction of power consumption is achieved. A divide-by-8/9 dual-modulus prescaler implemented with this divide-by-2/3 unit using a 0.18-µm CMOS process is capable of operating up to 4 GHz with a low-power consumption. The prescaler is implemented in low-power high-resolution frequency dividers for wireless local area network applications.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Journal Article
Series/ Journal Title: IEEE transactions on microwave theory and techniques
School: School of Electrical and Electronic Engineering
Rights: IEEE Transactions on Microwave Theory and Techniques © 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.
Version: Published version

Files in this item

Files Size Format View Description
Design and Opti ... -Clock Based Prescaler.pdf 942.7Kb PDF View/Open Published
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Design and optimization of the extended true single-phase clock-based prescaler. 452

Total downloads

All Bitstreams Views
Design and Optimization of the Extended True-Single-Phase-Clock Based Prescaler.pdf 719

Top country downloads

Country Code Views
United States of America 182
India 129
China 109
Taiwan 66
United Kingdom 28

Top city downloads

city Views
Mountain View 105
Taipei 41
Beijing 29
Bangalore 18
New Delhi 17

Downloads / month

  2014-02 2014-03 2014-04 total
Design and Optimization of the Extended True-Single-Phase-Clock Based Prescaler.pdf 0 0 34 34