|
Title:
|
A charge-trapping-based technique to design low-voltage BiCMOS logic circuits.
|
|
Author:
|
Yeo, Kiat Seng.; Rofail, Samir S.
|
|
Copyright year:
|
1998 |
|
Abstract:
|
New BiCMOS logic circuits employing a charge
trapping technique are presented. The circuits include an XOR gate and an adder. Submicrometer technologies are used in the simulation and the circuits’ performances are comparatively evaluated with the CMOS and that of the recently reported circuits. The proposed circuits were fabricated using a standard 0.8-µm BiCMOS process. The experimental results obtained from the fabricated chip have verified the functionality of the proposed logic gates. |
|
Subject:
|
DRNTU::Engineering::Electrical and electronic engineering. |
|
Type:
|
Journal Article |
|
Series/ Journal Title:
|
IEEE journal of solid-state circuits |
|
School:
|
School of Electrical and Electronic Engineering |
|
Rights:
|
IEEE Journal of Solid-State Circuits © 1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site. |
|
Version:
|
Published version |
