mirage

A charge-trapping-based technique to design low-voltage BiCMOS logic circuits

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

A charge-trapping-based technique to design low-voltage BiCMOS logic circuits

Show simple item record

dc.contributor.author Yeo, Kiat Seng
dc.contributor.author Rofail, Samir S.
dc.date.accessioned 2009-08-03T04:29:03Z
dc.date.available 2009-08-03T04:29:03Z
dc.date.copyright 1998
dc.date.issued 2009-08-03T04:29:03Z
dc.identifier.citation Yeo, K. S., & Samir, S. R. (1998). A charge-trapping-based technique to design low-voltage BiCMOS logic circuits. IEEE Journal of Solid-State Circuits, 33(1), 164-168.
dc.identifier.issn 0018-9200
dc.identifier.uri http://hdl.handle.net/10220/6007
dc.description.abstract New BiCMOS logic circuits employing a charge trapping technique are presented. The circuits include an XOR gate and an adder. Submicrometer technologies are used in the simulation and the circuits’ performances are comparatively evaluated with the CMOS and that of the recently reported circuits. The proposed circuits were fabricated using a standard 0.8-µm BiCMOS process. The experimental results obtained from the fabricated chip have verified the functionality of the proposed logic gates.
dc.format.extent 5 p.
dc.language.iso en
dc.relation.ispartofseries IEEE journal of solid-state circuits
dc.rights IEEE Journal of Solid-State Circuits © 1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.
dc.subject DRNTU::Engineering::Electrical and electronic engineering.
dc.title A charge-trapping-based technique to design low-voltage BiCMOS logic circuits
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/4.654950
dc.description.version Published version

Files in this item

Files Size Format View Description
A Charge Trappi ... BiCMOS Logic Circuits.pdf 110.9Kb PDF View/Open Published

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
A charge-trapping-based technique to design low-voltage BiCMOS logic circuits 320

Total downloads

All Bitstreams Views
A Charge Trapping Based Technique to Design Low-Voltage BiCMOS Logic Circuits.pdf 482

Top country downloads

Country Code Views
United States of America 198
India 76
China 62
Singapore 31
Iran 14

Top city downloads

city Views
Mountain View 126
Singapore 30
Beijing 26
Hyderabad 20
New Delhi 9

Downloads / month

  2014-07 2014-08 2014-09 total
A Charge Trapping Based Technique to Design Low-Voltage BiCMOS Logic Circuits.pdf 0 0 3 3