A low-power 16×16-b parallel multiplier utilizing pass-transistor logic

DSpace/Manakin Repository


Search DR-NTU

Advanced Search Subject Search


My Account

A low-power 16×16-b parallel multiplier utilizing pass-transistor logic

Show full item record

Title: A low-power 16×16-b parallel multiplier utilizing pass-transistor logic
Author: Law, C. F.; Rofail, Samir S.; Yeo, Kiat Seng
Copyright year: 1999
Abstract: This paper describes a low-power 16x16-b parallel very large scale integration multiplier, designed and fabricated using a 0.8- m double-metal double-poly BiCMOS process. In order to achieve low-power operation, the multiplier was designed utilizing mainly pass-transistor (PT) logic circuits. The inherent nonfull-swing nature of PT logic circuits were taken full advantage of, without significantly compromising the speed performance of the overall circuit implementation. New circuit implementations for the partial-product generator and the partial-product addition circuitry have been proposed, simulated, and fabricated. Experimental results showed that the worst case multiplication time of the test chip is 10.4 ns at a supply voltage of 3.3 V, and the average power dissipation is 38 mW at a frequency of 10 MHz.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Journal Article
Series/ Journal Title: IEEE journal of solid-state circuits
Rights: IEEE Journal of Solid-State Circuits © 1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.
Version: Published version

Files in this item

Files Size Format View Description
A Low-Power 16 ... Pass-Transistor Logic.pdf 98.77Kb PDF View/Open Published

DOI Query

- Get published version (via Digital Object Identifier)

This item appears in the following Collection(s)

Show full item record


Total views

All Items Views
A low-power 16×16-b parallel multiplier utilizing pass-transistor logic 485

Total downloads

All Bitstreams Views
A Low-Power 16 x 16-b Parallel Multiplier Utilising Pass-Transistor Logic.pdf 647

Top country downloads

Country Code Views
United States of America 204
China 127
India 105
Singapore 32
France 14

Top city downloads

city Views
Mountain View 126
Beijing 88
Singapore 29
New Delhi 17
Bangalore 11