mirage

Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers

Show simple item record

dc.contributor.author Goh, Wang Ling
dc.contributor.author Montgomery, J. H.
dc.contributor.author Raza, S. H.
dc.contributor.author Gamble, H. S.
dc.contributor.author Armstrong, B. M.
dc.date.accessioned 2009-08-03T06:14:14Z
dc.date.available 2009-08-03T06:14:14Z
dc.date.copyright 1997
dc.date.issued 2009-08-03T06:14:14Z
dc.identifier.citation Goh, W. L., Montgomery, J. H., Raza, S. H., Gamble, H. S., & Armstrong, B. M. (1997). Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers. IEEE Electron Device Letters, 18(5), 232-234.
dc.identifier.issn 0741-3106
dc.identifier.uri http://hdl.handle.net/10220/6017
dc.description.abstract Dielectrically isolated substrates containing buried highly conducting WSi2 layers are characterized for the first time using MOS capacitors. The active silicon layer is approximately 3 µm thick with a buried WSi2 layer 120 mm thick adjacent to the isolation layer. The buried metal forms the back contact of the capacitor and excellent MOS characteristics are observed. Minority carrier lifetimes in excess of 200 µs were measured indicating the suitability of these substrates for use in device manufacture.
dc.format.extent 3 p.
dc.language.iso en
dc.relation.ispartofseries IEEE electron device letters
dc.rights IEEE Electron Device Letters © 1997 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.
dc.subject DRNTU::Engineering::Electrical and electronic engineering
dc.title Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/55.568777
dc.description.version Published version

Files in this item

Files Size Format View Description
Electrical Char ... Buried Metallic Layers.pdf 72.04Kb PDF View/Open Published

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers 390

Total downloads

All Bitstreams Views
Electrical Characterization of Dielectrically Isolated Silicon Substrates Containing Buried Metallic Layers.pdf 231

Top country downloads

Country Code Views
United States of America 108
Singapore 53
China 32
Unknown Country 4
United Kingdom 4

Top city downloads

city Views
Mountain View 83
Singapore 53
Beijing 15
Redwood City 5
Malang 4