mirage

A low-voltage micropower asynchronous multiplier with shift-add multiplication approach

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

A low-voltage micropower asynchronous multiplier with shift-add multiplication approach

Show full item record

Title: A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
Author: Gwee, Bah Hwee; Chang, Joseph Sylvester; Shi, Yiqiong; Chua, Chien Chung; Chong, Kwen-Siong
Copyright year: 2009
Abstract: The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attributes are achieved in several ways. First, a maximum of three signed power-of-two terms accompanied with sign magnitude data representation is used for the multiplier operand. Second, the least significant partial products are truncated to yield a 16-bit signed product. An error correction methodology is proposed to mitigate, where appropriate, the arising truncation errors. The errors arising from truncation and the effectiveness of the error correction are analytically derived. Third, a low-power shifter design and an internal latch adder are adopted. Finally, a power-efficient speculative delay line is proposed to time the async operation of the various circuit modules. A comparison with competing synchronous and async designs shows that the proposed design features the lowest power dissipation (5.86 W at 1.1 V and 1 MHz) and a very competitive IC area (0.08 mm² using a 0.35-µm CMOS process). The application of the proposed multiplier for realizing a digital filter for a hearing aid is given.
Subject: DRNTU::Engineering::Electrical and electronic engineering
Type: Journal Article
Series/ Journal Title: IEEE transactions on circuits and systems I
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
A Low-Voltage M ... ultiplication Approach.pdf 1.419Mb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach 392

Total downloads

All Bitstreams Views
A Low-Voltage Micropower Asynchronous Multiplier with Shift-Add Multiplication Approach.pdf 216

Top country downloads

Country Code Views
United States of America 83
China 44
India 17
Singapore 15
Taiwan 15

Top city downloads

city Views
Mountain View 58
Beijing 27
Singapore 14
New Delhi 6
Taichung 6

Downloads / month

  2014-06 2014-07 2014-08 total
A Low-Voltage Micropower Asynchronous Multiplier with Shift-Add Multiplication Approach.pdf 0 0 11 11