mirage

High-level synthesis algorithm for the design of reconfigurable constant multiplier

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

High-level synthesis algorithm for the design of reconfigurable constant multiplier

Show full item record

Title: High-level synthesis algorithm for the design of reconfigurable constant multiplier
Author: Chen, Jiajia; Chang, Chip Hong
Copyright year: 2009
Abstract: Multiplying a signal by a known constant is an essential operation in digital signal processing algorithms. In many application scenarios, an input or output signal is repeatedly multiplied by several predefined constants at different instances. These temporal redundancies can be exploited for the design of an efficient reconfigurable constant multiplier (RCM). An RCM achieves greater hardware savings than the conventional multiple constant multiplication architecture, limited only by the available latency of the subsystem. Motivated by a number of lucrative examples, this paper presents a new high-level design methodology for RCM. Common subexpressions in the preset constants represented in minimum signed-digit system are first eliminated to obtain a minimum depth multiroot directed acyclic graph (DAG). The DAG is converted into a primitive data flow graph (DFG) where mobile adders are identified. By scheduling each mobile adder into a control step within its legitimate time window with the minimum opportunity cost, mutually exclusive adders can be merged with significantly reduced adder and multiplexing cost. The opportunity cost for each scheduling decision is assessed by the probability displacement and disparity measures of the scheduled node as well as its predecessors and successors in the DFG. The algorithm is runtime efficient as exhaustive search for the best fusion of independently optimized constant multipliers has been avoided. Simulation results on randomly generated 12-b constant sets show that the solutions generated by the proposed algorithm are on average 19% to 25% more area–time efficient than the best reported solutions.
Subject: DRNTU::Engineering::Electrical and electronic engineering
Type: Journal Article
Series/ Journal Title: IEEE transactions on computer-aided design of integrated circuits and systems
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
High-level synt ... le constant multiplier.pdf 911.7Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
High-level synthesis algorithm for the design of reconfigurable constant multiplier 376

Total downloads

All Bitstreams Views
High-level synthesis algorithm for the design of reconfigurable constant multiplier.pdf 312

Top country downloads

Country Code Views
United States of America 90
China 85
Singapore 16
France 14
India 11

Top city downloads

city Views
Mountain View 52
Harbin 31
Beijing 29
Singapore 16
New Delhi 6

Downloads / month

  2014-10 2014-11 2014-12 total
High-level synthesis algorithm for the design of reconfigurable constant multiplier.pdf 0 0 8 8