mirage

Robust on-chip signaling by staggered and twisted bundle

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Robust on-chip signaling by staggered and twisted bundle

Show simple item record

dc.contributor.author Yu, Hao
dc.contributor.author He, Lei
dc.contributor.author Chang, Frank Mau Chung
dc.date.accessioned 2010-04-20T03:38:35Z
dc.date.available 2010-04-20T03:38:35Z
dc.date.copyright 2009
dc.date.issued 2010-04-20T03:38:35Z
dc.identifier.citation Yu, H., He, L., & Chang, M. C. (2009). Robust on-chip signaling by staggered and twisted bundle. IEEE Design and Test of Computers. 26(5), 92-104.
dc.identifier.issn 0740-7475
dc.identifier.uri http://hdl.handle.net/10220/6237
dc.description.abstract Existing shield insertion for multiple signal nets can lead to a nonuniformly distributed, capacitive-coupling length and inductive return paths, introducing large delays and delay variation by crosstalk. This article discusses a twisted, staggered interconnect structure that reduces both inductive and capacitive crosstalk. The proposed design reduces delay by 25% and reduces delay variation by 25 compared to designs employing coplanar shields.
dc.format.extent 13 p.
dc.language.iso en
dc.relation.ispartofseries IEEE design and test of computers
dc.rights © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
dc.subject DRNTU::Engineering::Electrical and electronic engineering.
dc.title Robust on-chip signaling by staggered and twisted bundle
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/MDT.2009.121
dc.description.version Published version

Files in this item

Files Size Format View
Robust On-Chip ... red and Twisted Bundle.pdf 1.320Mb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
Robust on-chip signaling by staggered and twisted bundle 213

Total downloads

All Bitstreams Views
Robust On-Chip Signaling by Staggered and Twisted Bundle.pdf 198

Top country downloads

Country Code Views
United States of America 76
China 42
Ukraine 18
Singapore 14
India 10

Top city downloads

city Views
Mountain View 53
Beijing 18
Singapore 13
Hyderabad 8
Taipei 4

Downloads / month

  2014-06 2014-07 2014-08 total
Robust On-Chip Signaling by Staggered and Twisted Bundle.pdf 0 0 3 3