mirage

An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit

Show full item record

Title: An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit
Author: Jiang, Shan; Do, Manh Anh; Yeo, Kiat Seng; Lim, Wei Meng
Copyright year: 2008
Abstract: This paper describes an 8-bit pipelined analog-to-digital converter (ADC) using a mixed-mode sample-and-hold (S/H)circuit at the front-end. The mixed-mode sampling technique reduces signal swings in pipelined ADCs while maintaining the signal-to-noise ratio. The reduction of signal swings relaxes the operational amplifier (opamp) gain, slew rate, bandwidth, and capacitor-matching requirements in pipelined ADCs. Due to the mixed-mode S/H technique, the single-stage opamps and small capacitor sizes can be used in this pipelined ADC, leading to a high speed and low-power consumption. Fabricated in a 0.18-µm CMOS process, the 8-bit pipelined ADC consumes 22 mW with 1.8-V supply voltage. When sampling at 200 MSample/s, the prototype ADC achieves 54-dB spurious free dynamic range and 45-dB signal-to-noise and distortion ratio. The measured integral nonlinearity and differential nonlinearity are 0.34 LSB and 0.3 LSB, respectively.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Journal Article
Series/ Journal Title: IEEE transactions on circuits and systems—I
School: School of Electrical and Electronic Engineering
Rights: © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
An 8-bit 200-MS ... front-end S-H circuit.pdf 1.016Mb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit 487

Total downloads

All Bitstreams Views
An 8-bit 200-MSample-s pipelined ADC with mixed-mode front-end S-H circuit.pdf 937

Top country downloads

Country Code Views
China 386
United States of America 223
Iran 53
Taiwan 46
India 44

Top city downloads

city Views
Hefei 146
Mountain View 85
Shanghai 48
Guangzhou 45
Singapore 33

Downloads / month

  2014-05 2014-06 2014-07 total
An 8-bit 200-MSample-s pipelined ADC with mixed-mode front-end S-H circuit.pdf 0 0 46 46