mirage

IP watermarking using incremental technology mapping at logic synthesis level

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

IP watermarking using incremental technology mapping at logic synthesis level

Show full item record

Title: IP watermarking using incremental technology mapping at logic synthesis level
Author: Cui, Aijiao; Chang, Chip Hong; Tahar, Sofiène
Copyright year: 2008
Abstract: This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. The headroom of each disjoint closed cone is evaluated based on its slack and slack sustainability. The notion of slack sustainability in conjunction with an embedding threshold enables closed cones in the critical path to be qualified as watermark hosts if their slacks can be better preserved upon remapping. The watermark is embedded by remapping only qualified disjoint closed cones randomly selected and templates constrained by the signature. This parametric formulation provides a means to capitalize on the headroom of a design to increase the signature length or strengthen the watermark resilience. With the master design, the watermarked design can be authenticated as in nonoblivious media watermarking. Experimental results show that the design can be efficiently marked by our method with low overhead.
Subject: DRNTU::Engineering::Electrical and electronic engineering
Type: Journal Article
Series/ Journal Title: IEEE transactions on computer-aided design of integrated circuits and systems
School: School of Electrical and Electronic Engineering
Rights: © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
IP watermarking ... logic synthesis level..pdf 570.8Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
IP watermarking using incremental technology mapping at logic synthesis level 526

Total downloads

All Bitstreams Views
IP watermarking using incremental technology mapping at logic synthesis level..pdf 188

Top country downloads

Country Code Views
United States of America 65
China 58
Germany 8
Russian Federation 7
Singapore 7

Top city downloads

city Views
Beijing 43
Mountain View 39
Singapore 6
Coimbatore 5
Kiez 5

Downloads / month

  2014-09 2014-10 2014-11 total
IP watermarking using incremental technology mapping at logic synthesis level..pdf 0 0 13 13