mirage

Stack sizing for optimal current drivability in subthreshold circuits.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Stack sizing for optimal current drivability in subthreshold circuits.

Show full item record

Title: Stack sizing for optimal current drivability in subthreshold circuits.
Author: Keane, John.; Eom, Hanyong.; Kim, Tony Tae-Hyoung.; Sapatnekar, Sachin.; Kim, Chris H.
Copyright year: 2008
Abstract: Subthreshold circuit designs have been demonstrated to be a successful alternative when ultra-low power consumption is paramount. However, the characteristics of MOS transistors in the subthreshold region are significantly different from those in strong inversion. This presents new challenges in design optimization, particularly in complex gates with stacks of transistors. In this paper, we present a framework for choosing the optimal transistor stack sizing factors in terms of current drivability for subthreshold designs. We derive a closed-form solution for the correct sizing of transistors in a stack, both in relation to other transistors in the stack, and to a single device with equivalent current derivability. Simulation results show that our framework provides a performance benefit ranging up to more than 10% in certain critical paths.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Journal Article
Series/ Journal Title: IEEE transactions on very large scale integration (VLSI) systems
School: School of Electrical and Electronic Engineering
Rights: © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
Stack Sizing fo ... Subthreshold Circuits.pdf 346.1Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Stack sizing for optimal current drivability in subthreshold circuits. 191

Total downloads

All Bitstreams Views
Stack Sizing for Optimal Current Drivability in Subthreshold Circuits.pdf 166

Top country downloads

Country Code Views
United States of America 63
China 38
India 19
Singapore 13
Japan 5

Top city downloads

city Views
Mountain View 32
Beijing 25
Singapore 12
Bellevue 7
Mumbai 6

Downloads / month

  2014-02 2014-03 2014-04 total
Stack Sizing for Optimal Current Drivability in Subthreshold Circuits.pdf 0 0 4 4