mirage

Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops

Show full item record

Title: Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops
Author: Phyu, Myint Wai; Fu, Kang Kang; Goh, Wang Ling; Yeo, Kiat Seng
Copyright year: 2009
Abstract: A novel explicit-pulsed dual-edge triggered sense-amplifier flip-flop (DET-SAFF) for low-power and high-performance applications is presented in this paper. By incorporating the dual-edge triggering mechanism in the new fast latch and employing conditional precharging, the DET-SAFF is able to achieve low-power consumption that has small delay. To further reduce the power consumption at low switching activities, a clock-gated sense-amplifier (CG-SAFF) is engaged. Extensive post-layout simulations proved that the proposed DET-SAFF exhibits both the low-power and high-speed properties, with delay and power reduction of up to 43.3% and 33.5% of those of the prior art, respectively. When the switching activity is less than 0.5, the proposed CG-SAFF demonstrates its superiority in terms of power reduction. During zero input switching activity, CG-SAFF can realize up to 86% in power saving. Lastly, a modification to the proposed circuit has led to an improved common-mode rejection ratio (CMRR) DET-SAFF.
Subject: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits.
Type: Journal Article
Series/ Journal Title: IEEE transactions on very large scale integration (VLSI) systems
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
Power-Efficient ... e-Amplifier Flip-Flops.pdf 626.0Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops 576

Total downloads

All Bitstreams Views
Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops.pdf 725

Top country downloads

Country Code Views
India 335
United States of America 152
China 43
Taiwan 39
Singapore 14

Top city downloads

city Views
Mountain View 92
New Delhi 49
Madras 38
Taipei 22
Bangalore 21

Downloads / month

  2014-09 2014-10 2014-11 total
Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops.pdf 0 0 8 8