mirage

Design and performance evaluation of a low-power data-line SRAM sense amplifier

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Design and performance evaluation of a low-power data-line SRAM sense amplifier

Show full item record

Title: Design and performance evaluation of a low-power data-line SRAM sense amplifier
Author: Fu, Haitao; Yeo, Kiat Seng; Do, Anh Tuan; Kong, Zhi Hui
Copyright year: 2009
Abstract: The SRAM which functions as the cache for system-on-chip is vital in the electronic industry. The heavy bitand data-line capacitances are the major road blocks to its performance. A high-performance SRAM is proposed using a 1.8 V/0.18 μm CMOS standard process from Chartered Semiconductor Manufacturing Ltd (CHRT). It incorporates a discharging mechanism that helps eliminating the waiting time during the read operation, hence offering a faster sensing speed and lower power consumption. Our post-layout simulation results have shown that it improves the sensing speed and power consumption by 51.4%, and 62.47%, respectively when compared with the best published design. The total Power-Delay-Product (PDP) is 81.79% better. Furthermore, it can operate at a supply voltage as low as 0.8 V with a high stability to the bit-line capacitances variation and mismatch.
Subject: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits.
Type: Conference Paper
Conference name: IEEE International Symposium on Integrated Circuits (12th : 2009 : Singapore)
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
Design and Perf ... e SRAM Sense Amplifier.pdf 386.3Kb PDF View/Open
   

SFX Query

- Get published version (via NTU subscribed resources)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Design and performance evaluation of a low-power data-line SRAM sense amplifier 371

Total downloads

All Bitstreams Views
Design and Performance Evaluation of a Low-power Data-line SRAM Sense Amplifier.pdf 199

Top country downloads

Country Code Views
United States of America 81
China 41
Singapore 31
Iran 7
Russian Federation 6

Top city downloads

city Views
Mountain View 59
Beijing 31
Singapore 30
Seattle 4
Dubai 2

Downloads / month

  2014-09 2014-10 2014-11 total
Design and Performance Evaluation of a Low-power Data-line SRAM Sense Amplifier.pdf 0 0 3 3