mirage

An enhanced low-power high-speed adder for error-tolerant application

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

An enhanced low-power high-speed adder for error-tolerant application

Show full item record

Title: An enhanced low-power high-speed adder for error-tolerant application
Author: Zhu, Ning; Goh, Wang Ling; Yeo, Kiat Seng
Copyright year: 2009
Abstract: The occurrence of errors are inevitable in modern VLSI technology and to overcome all possible errors is an expensive task. It not only consumes a lot of power but degrades the speed performance. By adopting an emerging concept in VLSI design and test—Error- Tolerance (ET), we managed to develop a novel Error-Tolerant Adder which we named the Type II (ETAII). The circuit to some extent is able to ease the strict restriction on accuracy to achieve tremendous improvements in both the power consumption and speed performance. When compared to its conventional counterparts, the proposed ETAII is able to achieve more than 60% improvement in the Power- Delay Product (PDP). The proposed ETAII is an enhancement of our earlier design, the ETAI, which has problem adding small number inputs.
Subject: DRNTU::Engineering::Electrical and electronic engineering.
Type: Conference Paper
Conference name: IEEE International Symposium on Integrated Circuits (12th : 2009 : Singapore)
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
An Enhanced Low ... r-Tolerant Application.pdf 391.0Kb PDF View/Open
   

SFX Query

- Get published version (via NTU subscribed resources)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
An enhanced low-power high-speed adder for error-tolerant application 416

Total downloads

All Bitstreams Views
An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application.pdf 643

Top country downloads

Country Code Views
India 185
United States of America 163
China 68
Thailand 25
Singapore 17

Top city downloads

city Views
Mountain View 79
Beijing 45
Hyderabad 43
Madras 25
New Delhi 24

Downloads / month

  2014-05 2014-06 2014-07 total
An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application.pdf 0 0 18 18