mirage

Area-saving technique for low-error redundant binary fixed-width multiplier implementation

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Area-saving technique for low-error redundant binary fixed-width multiplier implementation

Show full item record

Title: Area-saving technique for low-error redundant binary fixed-width multiplier implementation
Author: Juang, Tso Bing; Wei, Chi Chung; Chang, Chip Hong
Copyright year: 2009
Abstract: A recently proposed architecture of redundant binary fixed-width multiplier was shown to outperform several normal binary fixed-width multipliers in terms of accuracy. However, its merit due to the carry-free addition property of the binary signed digit (BSD) partial products has been offset by the high area overhead of the redundant binary full adder tree. To achieve low–error fixed-width multiplication with smaller silicon area, we propose a hybrid structure which makes use of dual polarity high order column compressors and (3:2) counters to parallelly reduce the positive and negative BSD partial products. Our proposed technique has led to a fixed-width multiplier architecture with the same accuracy and up to 42% area saving for 10×10-bit multiplication over the conventional redundant binary fixed-width multiplier architecture in 0.18 m CMOS standard cell implementation under the same timing constraint.
Subject: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Type: Conference Paper
Conference name: IEEE International Symposium on Integrated Circuits (12th : 2009 : Singapore)
School: School of Electrical and Electronic Engineering
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
Area-saving tec ... tiplier implementation.pdf 402.5Kb PDF View/Open
   

SFX Query

- Get published version (via NTU subscribed resources)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Area-saving technique for low-error redundant binary fixed-width multiplier implementation 451

Total downloads

All Bitstreams Views
Area-saving technique for low-error redundant binary fixed-width multiplier implementation.pdf 380

Top country downloads

Country Code Views
United States of America 148
India 78
China 59
Singapore 46
Germany 4

Top city downloads

city Views
Mountain View 69
Singapore 46
Beijing 43
New Delhi 14
Columbus 7