mirage

Body-bootstrapped-buffer circuit for CMOS static power reduction.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Body-bootstrapped-buffer circuit for CMOS static power reduction.

Show full item record

Title: Body-bootstrapped-buffer circuit for CMOS static power reduction.
Author: Loy, Liang Yu.; Zhang, Weijia.; Kong, Zhi Hui.; Goh, Wang Ling.; Yeo, Kiat Seng.
Copyright year: 2008
Abstract: In this paper, we present a new CMOS circuit design for increasing the threshold voltages (VT) of MOSFETS to reduce power consumption. Using a single voltage source VDD, the proposed circuit generates both the high positive and negative voltages, which are connected to the body nodes of MOSFETs to increase the reverse-bias voltage between the source and body in order to raise VT. Consequentially, static power consumption is reduced. The circuit is integrated into a 256-bit Ripple Carry Adder and a 32-bit Braun multiplier. Simulation results based on Chartered Semiconductor Manufacturing Private Limited’s (CHRT) 0.25-μm, 0.18-μm and Berkeley Predictive Technology Model’s (BPTM) 90-nm processes showed good trade-offs between power savings and delay.
Subject: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits.
Type: Conference Paper
Conference name: IEEE Asia Pacific Conference on Circuits and Systems (2008 : Macau)
School: School of Electrical and Electronic Engineering
Rights: © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Version: Published version

Files in this item

Files Size Format View
Body-Bootstrapp ... Static Power Reduction.pdf 483.6Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Body-bootstrapped-buffer circuit for CMOS static power reduction. 337

Total downloads

All Bitstreams Views
Body-Bootstrapped-Buffer Circuit for CMOS Static Power Reduction.pdf 306

Top country downloads

Country Code Views
United States of America 84
India 76
China 41
Singapore 37
Vietnam 9

Top city downloads

city Views
Mountain View 49
Singapore 37
Beijing 28
Mumbai 19
Nellore 16

Downloads / month

  2014-02 2014-03 2014-04 total
Body-Bootstrapped-Buffer Circuit for CMOS Static Power Reduction.pdf 0 0 6 6