Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/90765
Title: | Body-bootstrapped-buffer circuit for CMOS static power reduction | Authors: | Loy, Liang Yu Zhang, Weijia Kong, Zhi Hui Goh, Wang Ling Yeo, Kiat Seng |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits | Issue Date: | 2008 | Source: | Loy, L. Y., Zhang, W., Kong, Z. H., Goh, W. L., & Yeo, K. S. (2008). Body-bootstrapped-buffer circuit for CMOS static power reduction. In proceedings of the 9th IEEE Asia Pacific Conference on Circuits and Systems: Macau, China, (pp.842-845). | Conference: | IEEE Asia Pacific Conference on Circuits and Systems (2008 : Macau) | Abstract: | In this paper, we present a new CMOS circuit design for increasing the threshold voltages (VT) of MOSFETS to reduce power consumption. Using a single voltage source VDD, the proposed circuit generates both the high positive and negative voltages, which are connected to the body nodes of MOSFETs to increase the reverse-bias voltage between the source and body in order to raise VT. Consequentially, static power consumption is reduced. The circuit is integrated into a 256-bit Ripple Carry Adder and a 32-bit Braun multiplier. Simulation results based on Chartered Semiconductor Manufacturing Private Limited’s (CHRT) 0.25-μm, 0.18-μm and Berkeley Predictive Technology Model’s (BPTM) 90-nm processes showed good trade-offs between power savings and delay. | URI: | https://hdl.handle.net/10356/90765 http://hdl.handle.net/10220/6378 |
DOI: | 10.1109/APCCAS.2008.4746154 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Body-Bootstrapped-Buffer Circuit for CMOS Static Power Reduction.pdf | 472.31 kB | Adobe PDF | View/Open |
SCOPUSTM
Citations
50
2
Updated on Feb 25, 2024
Page view(s) 5
1,137
Updated on Mar 28, 2024
Download(s) 5
630
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.