mirage

Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform

Show full item record

Title: Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
Author: Meher, Pramod Kumar; Mohanty, Basant Kumar; Patra, Jagdish Chandra
Copyright year: 2008
Abstract: A systolic-like modular architecture is presented for hardware-efficient implementation of two-dimensional (2-D) discrete wavelet transform (DWT). The overall computation is decomposed into two distinct stages; where column processing is performed in stage-1, while row processing is performed in stage-2. Using a new data-access scheme and a novel folding technique, the computation of both the stages are performed concurrently for transposition-free implementation of 2-D DWT. The proposed design can offer nearly the same throughput rate, and requires the same or less the number of adders and multipliers as the best of the existing structures. The storage space is found to occupy most of the area in the existing 2-D DWT structures but the proposed structure does not require any on-chip or off-chip storage of input samples or storage/transposition of intermediate output. The proposed one, therefore, involves considerably less hardware complexity compared with the existing structures. Apart from that, it has less duration of cycle period in comparison to the existing structures, and has a latency of cycles while all the existing structures have latency of cycles, the filter order being small compared to the input size.
Subject: DRNTU::Engineering::Computer science and engineering::Hardware::Integrated circuits.
Type: Journal Article
Series/ Journal Title: IEEE transactions on circuits and systems II: express briefs
School: School of Computer Engineering
Rights: © 2007 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [DOI: http://dx.doi.org/10.1109/TCSII.2007.911801].
Version: Accepted version

Files in this item

Files Size Format View
58. Hardware-Ef ... ike Modular Design for.pdf 337.5Kb PDF View/Open
   

DOI Query

- Get published version (via Digital Object Identifier)
   

This item appears in the following Collection(s)

Show full item record

Statistics

Total views

All Items Views
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform 465

Total downloads

All Bitstreams Views
58. Hardware-Efficient Systolic-Like Modular Design for.pdf 241
2008IEEET_CASII_Wavelet_PKMohanty.pdf 14

Top country downloads

Country Code Views
United States of America 96
Singapore 55
China 36
India 27
France 3

Top city downloads

city Views
Mountain View 70
Singapore 55
Beijing 21
Redwood City 5
Delhi 4

Downloads / month

  2014-10 2014-11 2014-12 total
58. Hardware-Efficient Systolic-Like Modular Design for.pdf 0 0 8 8