Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform

DSpace/Manakin Repository


Search DR-NTU

Advanced Search Subject Search


My Account

Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform

Show simple item record

dc.contributor.author Meher, Pramod Kumar
dc.contributor.author Mohanty, Basant Kumar
dc.contributor.author Patra, Jagdish Chandra
dc.date.accessioned 2011-09-22T03:57:37Z
dc.date.available 2011-09-22T03:57:37Z
dc.date.copyright 2008
dc.date.issued 2011-09-22
dc.identifier.citation Meher, P. K., Mohanty, B. K., & Patra, J. C. (2008). Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform. IEEE Transactions on Circuits and Systems II: Express Briefs, 55(2), 151-155.
dc.identifier.issn 1549-7747
dc.identifier.uri http://hdl.handle.net/10220/7104
dc.description.abstract A systolic-like modular architecture is presented for hardware-efficient implementation of two-dimensional (2-D) discrete wavelet transform (DWT). The overall computation is decomposed into two distinct stages; where column processing is performed in stage-1, while row processing is performed in stage-2. Using a new data-access scheme and a novel folding technique, the computation of both the stages are performed concurrently for transposition-free implementation of 2-D DWT. The proposed design can offer nearly the same throughput rate, and requires the same or less the number of adders and multipliers as the best of the existing structures. The storage space is found to occupy most of the area in the existing 2-D DWT structures but the proposed structure does not require any on-chip or off-chip storage of input samples or storage/transposition of intermediate output. The proposed one, therefore, involves considerably less hardware complexity compared with the existing structures. Apart from that, it has less duration of cycle period in comparison to the existing structures, and has a latency of cycles while all the existing structures have latency of cycles, the filter order being small compared to the input size.
dc.format.extent 5 p.
dc.language.iso en
dc.relation.ispartofseries IEEE transactions on circuits and systems II: express briefs
dc.rights © 2007 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [DOI: http://dx.doi.org/10.1109/TCSII.2007.911801].
dc.subject DRNTU::Engineering::Computer science and engineering::Hardware::Integrated circuits.
dc.title Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
dc.type Journal Article
dc.contributor.school School of Computer Engineering
dc.identifier.doi http://dx.doi.org/10.1109/TCSII.2007.911801
dc.description.version Accepted version
dc.identifier.rims 129280

Files in this item

Files Size Format View
58. Hardware-Ef ... ike Modular Design for.pdf 337.5Kb PDF View/Open

This item appears in the following Collection(s)

Show simple item record


Total views

All Items Views
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform 554

Total downloads

All Bitstreams Views
58. Hardware-Efficient Systolic-Like Modular Design for.pdf 281
2008IEEET_CASII_Wavelet_PKMohanty.pdf 14

Top country downloads

Country Code Views
United States of America 107
Singapore 59
China 46
India 28
France 8

Top city downloads

city Views
Mountain View 71
Singapore 59
Beijing 26
Redwood City 5
Sunnyvale 5

Downloads / month

  2015-03 2015-04 2015-05 total
58. Hardware-Efficient Systolic-Like Modular Design for.pdf 0 0 13 13