mirage

Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID) : device and circuit co-design.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID) : device and circuit co-design.

Show simple item record

dc.contributor.author Vaddi, Ramesh.
dc.contributor.author Agarwal, Rajendra P.
dc.contributor.author Dasgupta, Sudeb.
dc.contributor.author Kim, Tony Tae-Hyoung.
dc.date.accessioned 2011-09-29T02:39:53Z
dc.date.available 2011-09-29T02:39:53Z
dc.date.copyright 2011
dc.date.issued 2011-09-29
dc.identifier.citation Vaddi, R., Agarwal, R. P., Dasgupta, S., & Kim, T. T. (2011). Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID) : device and circuit co-design. Journal of Low Power Electronics and Applications, 1(2), 277-302.
dc.identifier.issn 2079-9268
dc.identifier.uri http://hdl.handle.net/10220/7113
dc.description.abstract Recently, double-gate MOSFETs (DGMOSFETs) have been shown to be more optimal for ultra-low power circuit design due to the improved subthreshold slope and the reduced leakage current compared to bulk CMOS. However, DGMOSFETs for subthreshold circuit design have not been much explored in comparison to those for strong inversion-based design. In this paper, various configurations of DGMOSFETs, such as tied/independent gates and symmetric/asymmetric gate oxide thickness are explored for ultra-low power and high efficient radio frequency identification (RFID) design. Comparison of bulk CMOS with DGMOSFETs has been conducted in ultra-low power subthreshold digital logic design and rectifier design, emphasizing the scope of the nano-scale DGMOSFET technology for future ultra-low power systems. The DGMOSFET-based subthreshold logic improves energy efficiency by more than 40% compared to the bulk CMOS-based logic at 32 nm. Among the various DGMOSFET configurations for RFID rectifiers, symmetric tied-gate DGMOSFET has the best power conversion efficiency and the lowest power consumption.
dc.format.extent 26 p.
dc.language.iso en
dc.relation.ispartofseries Low power electronics and applications
dc.rights © 2011 MDPI. This paper was published in Low Power Electronics and Applications and is made available as an electronic reprint (preprint) with permission of MDPI. The paper can be found at DOI: http://dx.doi.org/10.3390/jlpea1020277.  One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.
dc.subject DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits.
dc.title Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID) : device and circuit co-design.
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.3390/jlpea1020277
dc.description.version Published version
dc.identifier.rims 160471

Files in this item

Files Size Format View
JLPEA_Published.pdf 859.7Kb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID) : device and circuit co-design. 245

Total downloads

All Bitstreams Views
JLPEA_Published.pdf 199

Top country downloads

Country Code Views
China 64
United States of America 55
Singapore 15
Russian Federation 12
India 10

Top city downloads

city Views
Beijing 50
Mountain View 43
Singapore 15
Central District 7
Lagos 4

Downloads / month

  2014-05 2014-06 2014-07 total
JLPEA_Published.pdf 0 0 14 14