| dc.contributor.author |
Cahyadi, T. |
| dc.contributor.author |
Tan, H. S. |
| dc.contributor.author |
Mhaisalkar, S. G. |
| dc.contributor.author |
Lee, Pooi See. |
| dc.contributor.author |
Boey, Freddy Yin Chiang. |
| dc.contributor.author |
Chen, Z. K. |
| dc.contributor.author |
Ng, C. M. |
| dc.contributor.author |
Rao, V. R. |
| dc.contributor.author |
Qi, G. J. |
| dc.date.accessioned |
2012-05-17T06:34:22Z |
| dc.date.available |
2012-05-17T06:34:22Z |
| dc.date.copyright |
2007 |
| dc.date.issued |
2012-05-17 |
| dc.identifier.citation |
Cahyadi, T., Tan, H. S., Mhaisalkar, S. G., Lee, P. S., Boey, F. Y. C., Chen, Z. K., et al. (2007). Electret mechanism, hysteresis, and ambient performance of sol-gel silica gate dielectrics in pentacene field-effect transistors. Applied Physics Letters, 91(24). |
| dc.identifier.uri |
http://hdl.handle.net/10220/8063 |
| dc.description.abstract |
The electret induced hysteresis was studied in sol-gel silica films that result in higher drain currents and improved device performance in pentacene field-effect transistors. Vacuum and ambient
condition studies of the hysteresis behavior and capacitance-voltage characteristics on single layer and varying thicknesses of bilayer dielectrics confirmed that blocking layers of thermal oxide could
effectively eliminate the electret induced hysteresis, and that thin (25 nm) sol-gel silica dielectrics
enabled elimination of nanopores thus realizing stable device characteristics under ambient
conditions. |
| dc.language.iso |
en |
| dc.relation.ispartofseries |
Applied physics letters |
| dc.rights |
© 2007 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official URL: http://dx.doi.org/10.1063/1.2821377. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law. |
| dc.subject |
DRNTU::Engineering::Materials. |
| dc.title |
Electret mechanism, hysteresis, and ambient performance of sol-gel silica gate dielectrics in pentacene field-effect transistors. |
| dc.type |
Journal Article |
| dc.author |
3 p. |
| dc.contributor.school |
School of Materials Science and Engineering |
| dc.identifier.doi |
http://dx.doi.org/10.1063/1.2821377 |
| dc.description.version |
Published version |
