Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/94748
Title: | A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter | Authors: | Cai, Deyun Fu, Haipeng Ren, Junyan Li, Wei Li, Ning Yu, Hao Yeo, Kiat Seng |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering | Issue Date: | 2012 | Source: | Cai, D., Fu, H., Ren, J., Li, W., Li, N., Yu, H., & Yeo, K. S. (2012). A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(1), 37-50. | Series/Report no.: | IEEE transactions on circuits and systems I: regular papers | Abstract: | A 2.1-GHz dividerless PLL with low power, low reference spur and low in-band phase noise is introduced in this paper. A new phase detection mechanism using aperture-phase detector (APD) and phase-to-analog converter (PAC) generates an analog voltage in proportion to the phase error between reference and VCO, and then controls the current amplitude of the following charge pump (CP). The charging and discharging currents in the proposed CP have equal pulse width and equal small amplitude in locked state, which reduces the reference spur and power consumption of the CP effectively. Moreover, compared to the conventional CP with the same bias current in locked state, the proposed CP can contribute a much lower noise to the PLL output. In addition, a method of tunable loop gain with theoretical analysis is introduced to reduce the PLL output jitter. The proposed PLL is fabricated in a standard 0.13-$mu$m CMOS process. It consumes 2.5 mA from a 1.2-V supply voltage and occupies a core area of 0.48 mm$,times,$ 0.86 mm. The reference spur of the proposed PLL is measured to be ${-}80$ dBc/${-}74$ dBc and an in-band phase noise of ${-}103$ dBc/Hz at 100 kHz offset is achieved. | URI: | https://hdl.handle.net/10356/94748 http://hdl.handle.net/10220/8561 |
ISSN: | 1549-8328 | DOI: | 10.1109/TCSI.2012.2215751 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/TCSI.2012.2215751]. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Journal Articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
(Accepted Version)A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter.pdf | 5.54 MB | Adobe PDF | View/Open |
SCOPUSTM
Citations
20
18
Updated on Mar 27, 2024
Web of ScienceTM
Citations
20
15
Updated on Oct 29, 2023
Page view(s) 1
1,536
Updated on Mar 27, 2024
Download(s) 5
921
Updated on Mar 27, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.