mirage

A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter.

DSpace/Manakin Repository

 

Search DR-NTU


Advanced Search Subject Search

Browse

My Account

A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter.

Show simple item record

dc.contributor.author Cai, Deyun.
dc.contributor.author Fu, Haipeng.
dc.contributor.author Ren, Junyan.
dc.contributor.author Li, Wei.
dc.contributor.author Li, Ning.
dc.contributor.author Yu, Hao.
dc.contributor.author Yeo, Kiat Seng.
dc.date.accessioned 2012-09-18T07:22:24Z
dc.date.available 2012-09-18T07:22:24Z
dc.date.copyright 2012
dc.date.issued 2012-09-18
dc.identifier.citation Cai, D., Fu, H., Ren, J., Li, W., Li, N., Yu, H., & Yeo, K. S. (2012). A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(1), 37–50.
dc.identifier.issn 1549-8328
dc.identifier.uri http://hdl.handle.net/10220/8561
dc.description.abstract A 2.1-GHz dividerless PLL with low power, low reference spur and low in-band phase noise is introduced in this paper. A new phase detection mechanism using aperture-phase detector (APD) and phase-to-analog converter (PAC) generates an analog voltage in proportion to the phase error between reference and VCO, and then controls the current amplitude of the following charge pump (CP). The charging and discharging currents in the proposed CP have equal pulse width and equal small amplitude in locked state, which reduces the reference spur and power consumption of the CP effectively. Moreover, compared to the conventional CP with the same bias current in locked state, the proposed CP can contribute a much lower noise to the PLL output. In addition, a method of tunable loop gain with theoretical analysis is introduced to reduce the PLL output jitter. The proposed PLL is fabricated in a standard 0.13-$mu$m CMOS process. It consumes 2.5 mA from a 1.2-V supply voltage and occupies a core area of 0.48 mm$,times,$ 0.86 mm. The reference spur of the proposed PLL is measured to be ${-}80$ dBc/${-}74$ dBc and an in-band phase noise of ${-}103$ dBc/Hz at 100 kHz offset is achieved.
dc.language.iso en
dc.relation.ispartofseries IEEE transactions on circuits and systems I: regular papers
dc.rights © 2012 IEEE.
dc.subject DRNTU::Engineering::Electrical and electronic engineering.
dc.title A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter.
dc.type Journal Article
dc.contributor.school School of Electrical and Electronic Engineering
dc.identifier.doi http://dx.doi.org/10.1109/TCSI.2012.2215751

Files in this item

Files Size Format View
(Accepted Versi ... se-to-Analog Converter.pdf 5.677Mb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

Statistics

Total views

All Items Views
A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter. 460

Total downloads

All Bitstreams Views
(Accepted Version)A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter.pdf 278
TCAS_5_9_Deyun.pdf 13

Top country downloads

Country Code Views
United States of America 156
Singapore 24
Taiwan 22
China 20
India 10

Top city downloads

city Views
Mountain View 135
Singapore 23
Taipei 11
Shah Alam 5
Mumbai 4