Design of a wideband variable-gain amplifier with self-compensated transistor for accurate dB-linear characteristic in 65 nm CMOS technology

Kong, Lingshan; Liu, Hang; Zhu, Xi; Boon, Chirn Chye; Li, Chenyang; Liu, Zhe; Yeo, Kiat Seng

2020

Kong, L., Liu, H., Zhu, X., Boon, C. C., Li, C., Liu, Z., & Yeo, K. S. (2020). Design of a wideband variable-gain amplifier with self-compensated transistor for accurate dB-linear characteristic in 65 nm CMOS technology. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 67(12), 4187-4198. doi:10.1109/TCSI.2020.2995725

<https://hdl.handle.net/10356/145010>

<https://doi.org/10.1109/TCSI.2020.2995725>

© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at:
<https://doi.org/10.1109/TCSI.2020.2995725>

Downloaded on 26 Apr 2023 20:27:37 SGT

Design of a Wideband Variable-Gain Amplifier with Self-Compensated Transistor for Accurate dB-Linear Characteristic in 65 nm CMOS Technology

Lingshan Kong, Hang Liu, *Member, IEEE*, Xi Zhu, *Member, IEEE*, Chirn Chye Boon, *Senior Member, IEEE*,
Chenyang Li, *Student Member, IEEE*, Zhe Liu and Kiat Seng Yeo, *Fellow, IEEE*

Abstract—A simple yet effective approach for variable-gain amplifier (VGA) design with accurate dB-linear characteristic is presented. In order to extend the bandwidth of the designed VGA with a minimized footprint, an inductorless-based approach is adopted. Moreover, a unique approach that exploits a self-compensated transistor to compensate dB-linear gain error is proposed. Consequently, the overall VGA has an accurate dB-linear inherent characteristic without using any additional exponential generator for gain control. To prove the concept, the designed VGA is fabricated in a standard 65 nm CMOS technology. The measured results show that the voltage gain of the designed VGA can be controlled from -19 dB to 21 dB with a gain error less than 1 dB. Meanwhile, more than 4 GHz of bandwidth can be achieved for the entire gain range. The power consumption of the VGA, excluding the output buffer, is 3.9 mW. The core circuit of this design only occupies an area of 0.012 mm².

Index Terms—CMOS variable-gain amplifier, dB-linear, pseudo-exponential function, Taylor series.

I. INTRODUCTION

VARIABLE-GAIN AMPLIFIER (VGA) is an indispensable building block in analog domain due to its capability to provide a tunable gain to enlarge the overall system dynamic range [1]–[3]. Tremendous efforts have been invested in the last couple of decades to address the design issue related to VGA with broad bandwidth, low power consumption and accurate dB-linear characteristic [4]–[10]. Recently, the demand for big data analytics and artificial intelligence have resulted in an exponential growth for signal processing. The data rate of several Gbps is highly expected at analogue baseband, which requires the VGA to have not only an accurate gain control with good energy efficiency, but also cover a very broad bandwidth with a compact size [11]–[14].

Although designing a VGA with above-mentioned requirements in SiGe technologies can be easily achieved with its ultra-high f_T and intrinsic exponential I-V relationship of the BJT [15], it is still preferred to implement the design in a standard CMOS technology due to reduced fabrication cost.

However, as a MOSFET follows a “square-law” function, an additional exponential generator is usually required for biasing a VGA and the dB-linear accuracy is heavily reliant of the performance of the exponential generator [9], [10]. The pseudo-exponential generator is a building block, which is designed to scale the relationship between the control voltage and gain of the VGA from a linear scale to a decibel scale. Thus, optimization of the exponential generator is the enabling factor for MOSFET-based VGA design with accurate dB-linear characteristic. Several approaches have been presented in the literature with most of them having an operating frequency in sub-GHz [5]–[10]. Until recently, a breakthrough has demonstrated that the MOSFET-based design has a potential to match the performance of an HBT-based one in terms of bandwidth and dB-linear accuracy [11], [12]. However, the power consumption of such design is still relatively high. It is rather complicated to design an energy-efficient VGA operating at multi-GHz range with accurate dB-linear characteristic, due to the trade-off among bandwidth, power consumption, dB-linearity and die size. Whenever a broadband technique is employed, it either consumes a high power [13], [14] or confines the architecture from additional exponential generation circuit [16]–[18]. In [16], an innovative approach is presented for wideband VGA design with minimized power consumption in 90 nm CMOS technology. Nevertheless, the presented approach is based on a classical Cherry-Hooper amplifier structure whose gain is dependent on the feedback resistor. For designs focusing on dB-linear accuracy and low power [19], [20], they usually occupy a large die area for a better matching and only suitable for narrow bandwidth applications due to the closed-loop topology.

As the exponential function generator also consumes a considerable amount of power, for low-power design, it is desirable to design a VGA with a self-dB-linear compensation scheme, so that the additional control circuit is not needed. To further explore the principle of exponential generation as well as wideband design technique, a summary of state-of-the-art design is given in Fig. 1. As illustrated in Fig. 1(a), a combination of two transistors with different oxide thicknesses is employed as source degenerative resistors along with a

Manuscript received MMMM DD, 2019; revised MMMM DD, 2020; accepted MMMM DD, 2020. Date of publication xxxxxx xx, 2020; date of current version xxxxxx xx, 2020. This work was conducted within the Delta-NTU Corporate Lab for Cyber-Physical Systems with funding support from Delta Electronics Inc. and the National Research Foundation (NRF) Singapore under the Corp Lab@University Scheme. (*Corresponding author: Chirn Chye Boon.*)

L. Kong, C. C. Boon, C. Li and Z. Liu are with VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore

639798 (e-mail: lkong2@e.ntu.edu.sg; eccboon@ntu.edu.sg; licy@ntu.edu.sg; liu.zhe@ntu.edu.sg).

H. Liu and K. S. Yeo are with Singapore University of Technology and Design, Singapore (e-mail: hang_liu@sutd.edu.sg, kiatseng_yeo@sutd.edu.sg).

X. Zhu is with University of Technology Sydney, Australia (e-mail: Xi.Zhu@uts.edu.au).

Digital Objective Identifier XXXXXXXXXX.

Fig. 1. Various VGA topologies, (a) g_m -tuning with source degeneration, (b) current steering at load, (c) cross-coupled capacitors for gain peaking, (d) gate peaking, and (e) interleaved feedback loop.

differential amplifier to generate a linear function [21]. By cascading three of such cells, a pseudo-exponential function can be inherently observed, which is directly embedded within the VGA core. As a result, the designed VGA has a 50 dB gain range with a ± 0.5 dB gain error without using any additional pseudo-exponential generator. Another design example is given in Fig. 1(b). Instead of using source-degenerated transistors at the input to control gain, adding a pair of transistors that operates at different region also works for dB-linear VGA design, as demonstrated in [22]. By carefully adjusting the bias condition of these two transistors, the current through each load transistor can be effectively controlled. In this way, a good dB-linear characteristic is achieved. The drawback of this approach is the constrained bandwidth due to parasitic capacitance accumulated at the output node, which hinders its implementation for high frequency VGAs.

In order to further increase the operation frequency, bandwidth extension techniques can be used. One of the well-known techniques is the inductive peaking, which is perhaps the most effective for energy-efficient wideband amplifier design. However, the spiral inductor is quite bulky and occupies a fairly large die area. Thus, inductor-less design attracts more attention recently. In Fig. 1(c), a pair of cross-coupled capacitors is used to generate transmission zero at higher frequency based on positive feedback, so that the overall bandwidth of the amplifier can be boosted [9]. However, the required capacitance within the feedback loop is relatively small, in the range of tens of fF . Such small capacitance is very sensitive and thus difficult to implement due to the existence of parasitic capacitance, which may on the contrary worsen the in-band gain flatness. In Fig. 1(d), a gate peaking technique is presented [23], which uses a similar idea with the one presented in Fig. 1(b) for dB-linear gain control, but it has a gain peaking near cut-off frequency

with the assistance of transistors $M_8, 9$. Since the “peaking” resistor is implemented by a MOSFET that operates in triode region, the location of transmission zero can be effectively controlled. As a result, the level of gain peaking can be well controlled by a bias voltage. Finally, a third-order interleaved feedback technique is shown in Fig. 1(e), which has also demonstrated a superior broadband performance. However, the implementation of this technique is more complicated than the previous ones. Moreover, the power consumption as well as in-band gain flatness may be of concern owing to multiple feedback loops [24], [25].

It is worth noticing that these designs can be categorized into two groups according to their gain-control principles. While topologies in Fig. 1(a), (c) and (e) adjust the overall gain by tuning their effective transconductance (g_m), the other two manipulate with the load impedance (R_{load}) of the amplifiers. Therefore, it is obvious that if both g_m and R_{load} can be tuned in the same direction, either increasing or decreasing simultaneously, an extended gain variation range could be expected.

In this paper, a four-stage inductor-less wideband VGA is designed and implemented in a 65 nm CMOS technology. The first and third stages are fixed-gain units that provide relatively high gain, while the second and fourth stages are variable gain units, which take advantage of self-compensated transistors to achieve an excellent dB-linear gain control without using any pseudo-exponential generator. The rest of this paper is organized as follows. The design of an accurate dB-linear unit cell with bandwidth extension is elaborated in Section II, followed by the overall VGA architecture presented in Section III. The measurement results of the proposed VGA are summarized in Section IV. Finally, Section V concludes the paper.

Fig. 2. Triode-based amplifiers with (a) resistor as load, and (b) diode-connected PMOS as load.

II. THE PROPOSED APPROACH FOR VGA DESIGN

A. Concept of Self-Compensated Transistor

The concept of self-compensated transistor is from the idea that the transconductance of a transistor as well as its output resistance can both contribute to gain tuning, and together create an exponential function over a wide range if the transistor is biased properly. Considering the circuit shown in Fig. 2(a), a transistor, M_1 , is biased in the triode region. I_0 is an ideal current source and R_L is the load resistor. The impact on transconductance of the transistor and the gain of the amplifier will be explored under different gate bias voltage as follows.

For a MOS device working in the triode region, its drain current is given by

$$I_D = K \left[(V_{GS} - V_{TH})V_{DS} - \frac{1}{2}V_{DS}^2 \right] \quad (1)$$

where $K = \mu C_{ox} W/L$. μ is the charge-carrier effective mobility; C_{ox} is the gate oxide capacitance per unit area; W is the gate width; L is the gate length and V_{TH} is the threshold voltage. Since the current source is ideal, V_D is independent of the gate voltage. In order to produce the same drain current when V_G changes, V_S must change accordingly. Thus, V_S can be expressed w.r.t. V_G :

$$V_S = (V_G - V_{TH}) \pm \sqrt{(V_G - V_D - V_{TH})^2 + \frac{2I_D}{K}} \quad (2)$$

As the overdrive voltage $V_{ov} = (V_G - V_S - V_{TH}) > 0$, only the one with minus sign is applicable, obtaining

$$V_{DS} = -(V_G - V_D - V_{TH}) + \sqrt{(V_G - V_D - V_{TH})^2 + \frac{2I_D}{K}} \quad (3)$$

The transconductance, g_m , is the derivative of I_D w.r.t. V_{GS} , thus

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = KV_{DS} \quad (4)$$

By substituting (3) into (4), it becomes

$$g_m = K[-(V_G - V_D - V_{TH})$$

Fig. 3. Decibel scale plot of $f(x)$ with comparison to Taylor series.

$$+ \sqrt{(V_G - V_D - V_{TH})^2 + \frac{2I_D}{K}} \quad (5)$$

Thus, it can be simplified in the form of

$$g_m = K' (-x + \sqrt{x^2 + 1}) \quad (6)$$

with

$$K' = \frac{K}{\sqrt{2I_D/K}} \quad (7)$$

$$x = \frac{(V_G - V_D - V_{TH})}{\sqrt{2I_D/K}} \quad (8)$$

According to Taylor series,

$$\sqrt{x^2 + 1} \approx 1 + \frac{x^2}{2} \quad (9)$$

Hence,

$$g_m \approx K' e^{-x} \quad (10)$$

The comparison between Taylor series approximation and the new approximation function, $f(x) = -x + \sqrt{x^2 + 1}$, is illustrated in Fig. 3, showing that the new equation has a wider approximating range and smaller gain error, especially when x increases to 1. For a gain error of less than 0.5 dB, the x range is from -0.75 to 0.75, which corresponds to a gain range of 13 dB.

Meanwhile, the output resistance of the triode-biasing transistor is another issue of concern. It is different from the transistor working in the saturation region, whose output resistance is large and nearly constant. The output resistance of a triode-biasing transistor is comparable to the load resistor and varies while the biasing condition changes. The drain-to-source output conductance of the transistor operating at triode region is calculated from (1), i.e.

$$g_{ds} = \frac{\partial I_D}{\partial V_{DS}} = K(V_{GS} - V_{TH} - V_{DS}) = \sqrt{2I_D K} \cdot x \quad (11)$$

Fig. 4. The effect of c on $g(x)$ in logarithm scale.

If the load is replaced by a diode connected transistor as shown in Fig. 2(b), the output resistance can be written as

$$R_{total} = \frac{1}{g_{ds1} + g_{m2}} = \frac{1}{\sqrt{2I_D K_1} \cdot (c + x)} \quad (12)$$

with

$$c = \sqrt{K_2/K_1} \quad (13)$$

Although g_{ds1} is linearly proportional to the variable x , after paralleled with another transistor, the resultant output resistance exhibits a much smaller difference from the exponential function e^{-x} , if certain value of c is chosen. To illustrate this point, the function, $g(x) = 1/(c + x)$, is plotted in Fig. 4 with different values of c . It can be seen that within the same variable range as $f(x)$, $0 \leq x \leq 1$, a larger value of c results in a smaller change in $g(x)$ and a better dB-linearity. Therefore, by adjusting the sizing ratio of PMOS and NMOS transistor, it is promising to obtain a variable load resistance with little dB-linear error.

Recall that the overall gain of the amplifier depends on both transconductance and output resistance. By converting to dB scale, the following is obtained:

$$\text{Gain range (dB)} = \text{change in } gm \text{ (dB)} + \text{change in } R_{total} \text{ (dB)}$$

Therefore, we can exploit the feature of triode transistor, whose transconductance and output resistance changes simultaneously in the VGA design to obtain an extended gain variation range. With careful optimization of the bias conditions, a wider gain variation range above 20 dB is feasible without sacrificing its dB-linear accuracy.

B. Proposed dB-Linear Variable Gain Amplifier Unit

The circuit schematic of the proposed wideband gain unit is shown in Fig. 5, which adopts a source coupled differential pair operating in the triode region and active inductors as load to extend its bandwidth.

1) Gain Error Compensation

The red curve in Fig. 6 depicts the operating algorithm of the input differential pair. As the control voltage increases, the overdrive voltage tends to increase, while the voltage at the output node is invariant due to the consistent operating

Fig. 5. Schematic of proposed variable gain unit.

Fig. 6. I-V characteristic of the input transistor and its operating curve.

condition of load transistor. However, the current flows through the input transistors must be constant. It forces the source voltage of the input pair to be elevated, such that the drain-source voltage across the transistor is decreased. Together with the increased overdrive voltage, the input pair operates from moderate triode region to deep triode region and the resultant current remains constant.

The above mathematical analysis in Section A is based on the traditional characteristic equation, where all second-order effects and nonidealities are neglected. In order to have a more accurate analytical result which is consistent with the simulation result, these factors must be considered and included properly in the modified equation. With the continuous scaling of device dimensions to sub-micrometre, short-channel effects, such as threshold voltage variation, mobility degradation with vertical field, velocity saturation, etc., should not be neglected [23]. Examining on the proposed circuit, mobility degradation manifests itself strongly because the overdrive voltage is substantially high. This phenomenon can also be revealed from the I-V characteristic of the simulation result plotted in Fig. 6. Therefore, a more accurate equation to model the short channel device is given by

$$I_D = \frac{\alpha K [(V_{GS} - V_{TH}) V_{DS}]}{1 + \theta (V_{GS} - V_{TH})} \quad (14)$$

where θ is a fitting parameter to describe the effect of mobility degradation with vertical field, and α is another fitting parameter to fit the calculated results with simulation results better. From the simulation, it is found that θ and α are 0.54 and 0.75, respectively. Thereafter, the transconductance is expressed as

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \frac{\alpha K V_{DS}}{[1 + \theta(V_{GS} - V_{TH})]^2} \quad (15)$$

Realizing that I_D is always equal to half of the tail current and V_D is fixed due to invariant bias condition for the load transistor, we can solve V_S from the new current-voltage equation (14)

$$V_S = \frac{1}{2} \left[\left(V_G - V_{TH} + V_D - \frac{\theta I_D}{\alpha K} \right) - \sqrt{\left(V_G - V_D - V_{TH} + \frac{\theta I_D}{\alpha K} \right)^2 + \frac{4I_D}{\alpha K}} \right] \quad (16)$$

Therefore, its drain-source voltage and overdrive voltage are given by

$$V_{DS} = \frac{1}{2} \left[-(V_G - V_{TH} - V_D) + \frac{\theta I_D}{\alpha K} + \sqrt{\left(V_G - V_D - V_{TH} + \frac{\theta I_D}{\alpha K} \right)^2 + \frac{4I_D}{\alpha K}} \right] \quad (17)$$

$$V_{OV} = \frac{1}{2} \left[(V_G - V_{TH} - V_D) + \frac{\theta I_D}{\alpha K} + \sqrt{\left(V_G - V_D - V_{TH} + \frac{\theta I_D}{\alpha K} \right)^2 + \frac{4I_D}{\alpha K}} \right] \quad (18)$$

Thus, its transconductance can be expressed as equation (19) at the bottom of the page. With the active inductor as load, its load resistance is equivalent to a diode-connected transistor at low frequency. With a required gain range and dB-linear error given, the size of M_4 and M_5 can be determined. The simulation results of the input transconductance and overall output resistance are plotted in Fig. 7. Taking the value of g_m and R_{total} into logarithm scale, the variation range of g_m is from -46.6 to -55.6 dB, providing a change of 9 dB, while R_{total} is designed to vary from 36 to 48 dB, providing a change of 12 dB. As a result, a total of 21 dB can be expected from a single gain unit.

Interestingly, the changes of transconductance and output resistance in dB scale present a concave and a convex curve respectively, making them complementary to each other. The dB-linear error of g_m is positive when the error of R_{total} is negative as shown in Fig. 7, and vice versa. Overall, a reduced gain error can be expected from the simultaneous tuning of both the transconductance and output resistance.

Fig. 7. Simulation results of g_m and R_{total} versus V_{CTRL} and their approximation error in dB-scale.

Fig. 8. Gain characteristic with different size of input transistors while $L=100$ nm.

To determine the best size of the transistors for the proposed design, simulation results of gain characteristic are compared as shown in Fig. 8. The length of the input transistor is fixed at 100 nm, in consideration of the threshold voltage, while its width is varied from 10 to 30 μm by a step size of 5 μm . It is observed that when a smaller transistor size is used, the transistors will enter into the triode region with a higher gate voltage, since higher overdrive voltage and drain-to-source voltage are required to attain the same current. Meanwhile, the slope of gain variation is gradual, leading to a lower gain range within a limited control voltage range, i.e. below the supply voltage of 1.2 V. As the aspect ratio of the input transistors increases, triode operation occurs at a lower control voltage while the slope becomes steeper. Therefore, the gain variation range is extended, but with a larger gain error. To have a balance in the trade-off between the gain range and gain error, $W/L = 200$ is selected in our design.

$$g_m = \left(\frac{\alpha K}{2} - \theta^2 i_D \right) \sqrt{\left(v_G - v_D - V_{TH} + \frac{\theta i_D}{\alpha K} \right)^2 + \frac{4i_D}{\alpha K}} - \left(\frac{\alpha K}{2} + \theta^2 i_D \right) (v_G - V_{TH} - v_D) - \frac{3\theta i_D}{2} - \frac{\theta^3 i_D^2}{\alpha K} \quad (19)$$

Fig. 9. (a) Inductive output provided by a source follower, and (b) equivalent network of (a).

2) Bandwidth Extension with Active Inductor

The upper cut-off frequency of the amplifier is usually limited by the parasitic capacitance associated with the output node. As previously mentioned, on-chip inductors can be added in series with the load resistor, thus resonating with the parasitic capacitance and extending the bandwidth. However, passive inductors occupy large die area. To solve this problem, active inductors are employed to fulfil both the die area limitation and bandwidth requirement.

Fig. 9(a) depicts a simple active inductor realized by the source follower, where the gate of transistor M_1 is connected to a series resistor R_s . Taking its gate-source parasitic capacitance into consideration, the output impedance seen from the source node can be written as [26]

$$Z_{out} = \frac{R_s C_{GS} s + 1}{g_m + C_{GS} s} \quad (20)$$

The output impedance is equivalent to a diode-connected transistor when $s = 0$, while $Z_{out} = R_s$ when s goes into infinity. If $R_s \gg 1/g_m$, an inductive behavior is expected from the circuit. The output impedance can be modeled as a lossy inductor in series with a resistor, as shown in Fig. 9(b), where

$$R_1 = R_s - \frac{1}{g_m} \quad (21)$$

$$R_2 = \frac{1}{g_m} \quad (22)$$

$$L = \frac{C_{GS}}{g_m} \left(R_s - \frac{1}{g_m} \right) \quad (23)$$

A major disadvantage of active inductor is the large voltage headroom it consumes, which restrains itself for low supply voltage applications. However, the input transistors in our design are biased in triode region instead of conventional saturation region. Therefore, such disadvantage becomes an advantage in our design. Moreover, to incorporate a flexibility of peaking magnitude, a MOS resistor is added in series with the passive resistor, arriving the final design in Fig. 5. By tuning the gate voltage M_N , the series gate resistance is changed, and thus the inductance provided by the active load.

The frequency response under different gain settings is shown in Fig. 10(a). With the help of active inductor, bandwidth is extended, and the peaking is controlled within 3 dB. The peaking is designed to appear at a relatively high frequency, in order to compensate the loss in other unit, which will be

Fig. 10. (a) Frequency responses of variable gain unit under different gain settings, and (b) gain characteristic at different frequencies.

explained in detail later. From this figure, it is obvious that the peaking under different gain setting affects the frequency response in different ways. To study whether the peaking will affect the dB-linearity, simulations of gain characteristic at various frequencies are conducted. As depicted in Fig. 10(b), the chosen frequencies are 100 MHz, 2 GHz, 4 GHz, and 6 GHz, respectively. Although the magnitude of gain varies slightly, the overall dB-linearity maintains, presenting a ± 0.5 dB error with V_{CTRL} varying from 0.94 to 1.2 V regardless frequency.

C. Fixed Gain Unit

As the variable gain unit possesses a broadband feature and exploits the triode-region operating transistors, the absolute gain of a single unit is low, where most part of its gain range is negative. Therefore, a fixed gain unit to boost the overall gain is required. A similar topology to the variable gain unit is used, except that the input differential pairs are biased in their saturation regions, as shown in Fig. 11(a).

The major function of this unit is to provide an adequate gain, such that the overall VGA can present a reasonable gain range. Therefore, passive resistor, R_L , is added in series with diode connected load, to increase the low frequency gain [16]. Active inductors are implemented again to alleviate the effect of parasitic capacitance, where PMOS transistor in triode region is

Fig. 11. (a) Schematic of fixed gain unit. (b) Frequency response of the fixed gain unit with adjustable peaking.

employed as the peaking resistor and the amount of peaking can be controlled by tuning the gate voltage of PMOS transistor.

Fig. 11(b) plots the simulation results of the fixed gain unit. The low frequency gain is nearly 9 dB, and bandwidth is extended with acceptable peaking. The active inductor is responsive to the control voltage of the series resistor, V_{CP} , such that the circuit is adjustable under PVT variations.

III. OVERALL VGA ARCHITECTURE

To obtain a practical gain variation range, two variable gain units and two fixed gain units are needed to achieve a 42 dB gain variation from -20 dB to 22 dB. The overall configuration is given in Fig. 12, where one variable gain unit is connected to one fixed gain unit to form a single stage, followed by another identical stage. A wideband buffer is added for testing purpose.

A. Variable-Gain Amplifier Stage design

Considering a single stage, which includes one fixed gain unit and one variable gain unit, since the input DC voltage of variable gain unit is used to control the overall gain, the units must be ac coupled with capacitors, occupying large area but solving the DC offset problem in return. By comparing between the variable gain unit and fixed gain unit, the noise performance of fixed gain unit is better resulting from its higher gain, while variable gain unit offers a better linearity as it can adapt for different input power by tuning gain settings. Since the overall system noise depends on much more on the preceding stage,

Fig. 12. Architecture of the overall VGA.

Fig. 13. (a) Frequency responses of one stage compared with separate units. (b) Adjustable peaking in one stage.

while its linearity relies on the last stage, fixed gain unit is placed in front of the variable gain unit to achieve a better NF as well as linearity.

Fig. 13(a) plots the frequency response of a single-stage VGA, in comparison with that of a fixed gain unit and variable gain unit. The high-frequency peaking in the variable gain unit compensates the early drop-off in the fixed gain unit. As a result, the overall frequency response is flat and extends beyond that of the fixed gain unit. In addition, the overall peaking can still be adjusted by either NMOS gate voltage in the variable gain

Fig. 14. (a). Gain characteristic under different corners and temperatures. (b) Gain error under different corners and temperatures. (c) Gain error curves from Monte Carlo simulations (100 runs). (d) Maximum dB-linear error histogram.

Fig. 15. f_T doubler output buffer.

unit (V_{CN}) or PMOS gate voltage in the fixed gain unit (V_{CP}). Taking the peaking control in the variable gain unit as an example, simulation results are plotted in Fig. 13(b). With V_{CN} decreased from 1.2 to 1.1 V, the overall peaking is increased from 0 to 0.5 dB, while the bandwidth is increased from 5.8 to 6.4 GHz.

Finally, after two identical stages are cascaded, the gain characteristic under different temperatures with various corners are simulated. With a proper PTAT current biasing circuit, the combination of corner and temperature variation only leads to a shift in the gain characteristic curve, as shown in Fig. 14(a).

Fig. 16. Measured frequency response with various gain control voltage from 0.94 to 1.20 V.

The dB-linear feature and the absolute gain range are well maintained, while the corresponding gain control range may shift upper or lower. By comparing a gain range of 40 dB, the gain error is given in Fig. 14(b), which shows that the dB-linear error is less than ± 1 for most cases and the worst case scenario offers an acceptable maximum gain error less than 1.5 dB. The Monte-Carlo simulation is carried out to further verify the effects of process variation and mismatch. The result for 100 runs are shown in Fig. 14(c) and (d), which presents the dB-linear gain

Fig. 17. (a) Measured gain characteristic at different frequencies and (b) their corresponding gain errors for dB-linear control range.

error curves and maximum dB-linear gain errors distribution, respectively. The mean value of the maximum gain error is found to be 1.0353 dB with a standard deviation of 0.1219 dB.

B. Output Buffer

Since the testing equipment for high frequency measurement usually adopts a standard input impedance of 50Ω , an output buffer is required to perform output matching and avoid large capacitance loading. Generally, the output buffer is designed with no gain, such that the bandwidth is wide enough not to degrade the overall upper cut-off frequency. Meanwhile, the input capacitance of the buffer shall be small enough that it will not exceed the driving ability of the preceding stage.

The f_T doubler as shown in Fig. 15 provides the same voltage gain as simple differential stage. However, its input capacitance is roughly reduced to half. This is because the output of previous stage sees a parallel of two identical transistors, M_1 and M_2 for example, leading to a resultant capacitance equal to half of the gate-source capacitance. Therefore, this topology is widely used as an output buffer, which is also adopted in our design.

Fig. 18. Measured NF and P_{1dB} versus gain control voltage.

Fig. 19. (a) Layout and (b) die photo of the fabricated VGA.

IV. MEASUREMENT RESULTS

The circuit was fabricated with Global Foundries 65 nm CMOS process and had been measured on the probe station. Frequency response under different gain settings are measured by the Keysight Network Analyzer (N5247A) and given in Fig. 16. Over a control voltage from 0.94 to 1.20 V, the VGA achieves a dB-linear gain variation range of 40 dB from -19 to 21 dB, and an upper cut-off frequency of 4 GHz.

The measured gain characteristic of the amplifier at various frequencies and its corresponding gain errors are plotted in Fig. 17(a) and (b), respectively. The amplifier can provide a maximum voltage gain of 28 dB if the control voltage is lowered to below 0.94 V, where the input transistors work in the saturation region. The dB-linear characteristic at different frequencies are well behaved, and the gain error is calculated to be less than 1 dB.

Fig. 18 depicts the noise figure and input P_{1dB} of the designed VGA under various gain settings. The noise figure increases from 17 to 47 dB with decreasing gain, while input P_{1dB} increases first and decreases for the second half control range. This is because P_{1dB} corresponds to the power where the signal amplitude saturates at either the input or output node. Under the highest gain setting, the swing at output is much larger than the

TABLE I
PERFORMANCE COMPARISON WITH OTHER STATE-OF-THE-ART DESIGNS

	TMTT'13 [15]	TCASI'12 [16]	TMTT'16 [23]	<i>This work</i>
Control method	Digital	Analog	Analog	Analog
dB-linear	Yes	No	Yes	Yes
Gain range (dB)	18 (-10 ~ 8)	60 (-10 ~ 50)	22 (2 ~ 24)	40 (-19 ~ 21)
Gain error (dB)	-	-	±0.3	±1
BW (GHz)	1.9	2.2	2.2	4
IP _{1dB} (dBm)	-12.5	-13 to -55	-2 to -22	-8 to -13
Noise	NF = 20 to 27 dB	NF = 17 to 30 dB	NF = 24 to 29 dB	NF = 17 to 47 dB
Power (mW)	12.2	2.5	3.48	3.5
Size (mm ²)	0.048	0.014	0.01	0.012
Technology	0.18 μm BiCMOS	90 nm CMOS	65 nm CMOS	65 nm CMOS
FOM	58.4	-	1390.8	3809.5

input swing. Consequently, the maximum allowable swing at output will be attained first, limiting the P_{1dB}. As the overall gain decreases, the amplifier reduces its amplifying effect on the input signal. Thus, to produce the same output swing, larger input signal is needed, which leads to an increasing P_{1dB}. However, when the input power reaches a certain level, the input node will be saturated before the output node. Lastly, the layout and the die photo are given in Fig. 19(a) and (b), respectively, showing an active area of only 0.012 mm².

Table I presents the comparison between this work and other state-of-the-art works in multi-GHz range. Compared to other wideband VGAs published in recent years, the bandwidth of the proposed design is further extended. The chip area is not increased as contrasted to other wideband designs. This is owing to the incorporation of active inductors and frequency compensation. Although the gain error is not as good as [23], a much larger gain variation range is achieved. Last but not least, the power consumption of the designed VGA is small, which results from the simple method to generate the exponential characteristic. Based on [16], a modified figure of merit (FOM) which takes dB-linearity feature of VGA into consideration is given by

$$FOM = \frac{BW \text{ (GHz)} * dB\text{-Linear Gain Range (dB)}}{Power \text{ (mW)} * Active Area (mm^2)}$$

As listed in the last row of Table I, the designed VGA outperforms other state-of-the-art works.

V. CONCLUSIONS

The design of a wideband VGA with an accurate dB-linear characteristic is presented in this paper. An inductor-less-based approach is used to broaden the bandwidth of the amplifier up to 4 GHz, and non-saturated transistors are adopted to extend the variable gain range over 40 dB, while compensating dB-linear gain error and simplifying the design. In order to prove the concept, the designed VGA is fabricated in a standard 65 nm CMOS technology and measured using on-wafer probing.

There is a good agreement between the simulated and measured results. Therefore, it can be concluded that the presented approach is simple and effective for VGA designs targeted for high-speed analogue signal processing.

REFERENCES

- [1] S. D. Amico, M. D. Blasi, M. D. Matteis, and A. Baschiroto, "A 255 MHz programmable gain amplifier and low-pass filter for ultra low power impulse-radio UWB receivers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 2, pp. 337-345, Feb. 2012.
- [2] S. D. Amico, A. Spagnolo, A. Donno, V. Chironi, P. Wambacq, and A. Baschiroto, "A low-power analog baseband section for 60-GHz receivers in 90-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 8, pp. 1724-1735, 2014.
- [3] J. M. Khoury, "On the design of constant settling time AGC circuits," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 45, no. 3, pp. 283-294, Mar. 1998.
- [4] C. -C. Chang and S. -I. Liu, "Pseudo-exponential function for MOSFETs in saturation," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 47, no. 11, pp. 1318-1321, Nov. 2000.
- [5] K. M. Abdelfattah and A. M. Soliman, "Variable gain amplifiers based on a new approximation method to realize the exponential function," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 49, no. 9, pp. 1348-1354, Sep. 2002.
- [6] T. Yamaji, N. Kanou, and T. Itakura, "A temperature-stable CMOS variable-gain amplifier with 80-dB linearly controlled gain range," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 553-558, May 2002.
- [7] C. -C. Hsu and J. -T. Wu, "A highly linear 125-MHz CMOS switched-resistor programmable-gain amplifier," *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1663-1670, Oct. 2003.
- [8] H. D. Lee, K. A. Lee, and S. Hong, "A wideband CMOS variable gain amplifier with an exponential gain control," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 6, pp. 1363-1373, Jun. 2007.
- [9] Q. -H. Duong, Q. Le, C. -W. Kim, and S. -G. Lee, "A 95-dB linear low-power variable gain amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 8, pp. 1648-1657, Aug. 2006.
- [10] S. -Y. Kang, S. -T. Ryu, and C. -S. Park, "A precise decibel-linear programmable gain amplifier using a constant current-density function," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 9, pp. 2843-2850, Sep. 2012.

- [11] S. Ray and M. M. Hella, "A 10 Gb/s inductorless AGC amplifier with 40 dB linear variable gain control in 0.13 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 2, pp. 440-456, Feb. 2016.
- [12] L. Kong, Y. Chen, C. C. Boon, P. -I. Mak, and R. P. Martins, "A wideband inductorless dB-linear automatic gain control amplifier using a single-branch negative exponential generator for wireline applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 10, pp. 3196-3206, Oct. 2018.
- [13] C. Liu, Y. Yan, W. Goh, Y. Xiong, L. Zhang, and M. Madhian, "A 5-Gb/s automatic gain control amplifier with temperature compensation," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1323-1333, Jun. 2012.
- [14] C. -F. Liao and S. -I. Liu, "A 10Gb/s CMOS AGC amplifier with 35 dB dynamic range for 10-Gb Ethernet," *2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers*, San Francisco, CA, 2006, pp. 2092-2101.
- [15] T. B. Kumar, K. Ma, and K. S. Yeo, "Temperature-compensated dB-linear digitally controlled variable gain amplifier with DC offset cancellation," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 7, pp. 2648-2661, 2013.
- [16] Y. Wang, B. Afshar, L. Ye, V. C. Gaudet, and A. M. Niknejad, "Design of a low power, inductorless wideband variable-gain amplifier for high-speed receiver systems," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 4, pp. 696-707, 2012.
- [17] T. B. Kumar, K. Ma, and K. S. Yeo, "A 4 GHz 60 dB variable gain amplifier with tunable DC offset cancellation in 65 nm CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 25, no. 1, pp. 37-39, Jan. 2015.
- [18] L. He, L. Li, X. Wu and Z. Wang, "A low-power wideband dB-linear variable gain amplifier with DC-offset cancellation for 60-GHz receiver," *IEEE Access*, vol. 6, pp. 61826-61832, 2018.
- [19] H. Elwan, A. Tekin, and K. Pedrotti, "A differential-ramp based 65 dB-linear VGA technique in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2503-2514, Sep. 2009.
- [20] Y. Zheng, J. Yan, and Y. P. Xu, "A CMOS VGA with DC offset cancellation for direct-conversion receivers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 1, pp. 103-113, Jan. 2009.
- [21] I. Choi, H. Seo, and B. Kim, "Accurate dB-linear variable gain amplifier with gain error compensation," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 456-464, Feb. 2013.
- [22] H. Liu, X. Zhu, C. C. Boon, and X. He, "Cell-based variable-gain amplifiers with accurate dB-linear characteristic in 0.18 μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 50, no. 2, pp. 586-596, Feb. 2015.
- [23] H. Liu *et al.*, "A wideband analog-controlled variable-gain amplifier with dB-linear characteristic for high-frequency applications," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 2, pp. 533-540, 2016.
- [24] R. Samadi and A. Karsilayan, "Uniform design of multi-peak bandwidth enhancement technique for multistage amplifiers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 7, pp. 1489-1499, Jul. 2007.
- [25] J. -H. Lu, K. -H. Chen, and S. -I. Liu, "A 10-Gb/s inductorless CMOS analog equalizer with an interleaved active feedback topology," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 56, no. 2, pp. 97-101, Feb. 2009.
- [26] B. Razavi, *Design of integrated circuits for optical communications*, 2nd ed. NY: McGraw-Hill, 2017.
- [27] Y. Wang, C. Hull, G. Murata, and S. Ravid, "A linear-in dB analog baseband circuit for low power 60 GHz receiver in standard 65 nm CMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Seattle, WA, 2013, pp. 225-228.
- [28] L. Kong, "Wideband dB-linear VGA for high-speed communications," Ph.D. dissertation, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, 2019.

Lingshan Kong received the B.Eng. degree in 2014 and Ph.D. degree in 2019 both from Nanyang Technological University (NTU), Singapore, in electrical and electronic engineering.

Her research interests are focused on transceiver design for high-speed communications, including wireless receiver design, wireline backplane transceiver design and wideband analog baseband design.

Hang Liu (S'14-M'16) received his B.Eng. degree (Hons.) in 2011 and Ph.D. degree in 2015 from Nanyang Technological University (NTU), Singapore, both from School of Electrical and Electronic Engineering.

He is currently Research Fellow II in Singapore University of Technology and Design, Singapore. He is with Engineering Product Development Pillar, Electronic Design Lab since 2018. Before that, he joined NTU as a Project Officer in 2011. In 2015, he joined Institute of Microelectronics, Agency for Science, Technology and Research as a Research Scientist. His research interest is mainly in the area of RF circuits and systems, including oscillators, power amplifiers, analog baseband and mixed signal circuits.

Dr. Liu serves as a member in IEEE Solid-State Circuits Society Singapore Chapter committee.

Xi Zhu received the B.E. degree (Hons.) and the Ph.D. degree from the University of Hertfordshire, Hertfordshire, U.K., in 2005 and 2008, respectively. He is currently a Lecturer with the School of Electrical and Data Engineering, Faculty of Engineering and IT, University of Technology Sydney, NSW, Australia.

His research activities mainly involve in the areas of analog signal processing, radio frequency, and millimeter-wave circuits and systems design. He has co-authored over 80 refereed publications in the above-mentioned fields.

Chirn Chye Boon (M'09–SM'10) received the B.E. (Hons.) and Ph.D. degrees in electrical engineering from Nanyang Technological University (NTU), Singapore, in 2000 and 2004, respectively.

He was with Advanced RFIC, NTU, where he was a Senior Engineer. Since 2005, he has been with NTU, where he is currently an Associate Professor. He is involved in radio frequency & mm-wave

circuits and systems design for biomedical and communications applications. He has conceptualized, designed, and silicon-verified 80 circuits/chips for biomedical and communication applications. Since 2010, he has been the Program Director of RF and mm-wave research in the S\$50 million research center of excellence, VIRTUS, NTU. He is the Principal Investigator for Industry/Government Research Grants of S\$8,646,178.22. He has authored over 100 refereed publications in the fields of RF and mm-wave. He has authored the book: Design of CMOS RF Integrated Circuits and Systems, 2010.

Dr. Boon was a recipient of the year-2 Teaching Excellence Award and the Commendation Award for Excellent Teaching Performance from the School of Electrical and Electronic Engineering, NTU. He serves as a Committee Member for various conferences. He is an Associate Editor of the IEEE Transactions on Very Large Scale Integration Systems and Golden Reviewer for the IEEE Electron Devices Letters.

Chenyang Li (S'13) received the B.Eng. degree and M.Eng. degree in electronic science and technology from University of Electronic Science and Technology of China, Chengdu, China, in 2009 and 2012, respectively. He is currently working toward Ph.D. degree in electrical engineering in Nanyang Technological University, Singapore.

His research interests are high linear power amplifier design for Wi-Fi systems.

Zhe Liu received the B.S. and M.S. degrees from the College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China, in 2014 and 2017, respectively. She is currently a PhD student of the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore.

Her interests include the design of RF integrated circuits such as PLL, DLL and receiver for wireless communications.

Kiat Seng Yeo (M'00–SM'09–F'16) received the B.Eng. (EE) in 1993, and Ph.D. (EE) in 1996 both from Nanyang Technological University (NTU). Currently, he is Associate Provost for Research and International Relations at the Singapore University of Technology and Design (SUTD). He has about 30 years of

experience in industry, academia and consultancy. Before joining SUTD, he was Full Professor at Nanyang Technological University (NTU), Singapore; and spent 13 years in management positions as Associate Chair (Research), Head of Circuits and Systems and Sub-Dean (Students Affairs). Professor Yeo was also a Fellow of the Renaissance Engineering Programme (REP) and served as Senator and Advisory Board Member at NTU. He has made many outstanding contributions to advance Singapore's education and research ambitions over the course of his career. As the Founding Director of VIRTUS, a S\$50 million IC Design Centre of Excellence jointly set up by NTU and Singapore Economic Development Board, he contributed extensively to the economic development of integrated circuit design in Singapore by leading multidisciplinary research, with a focus on industry collaboration. Since 1996, he has been providing consultancy services to statutory boards, local SMEs and multinational corporations in the areas of electronics and IC design.

He has secured over S\$30M of research funding from various funding agencies and the industry in the past 5 years. He is a Series Editor of 5 books on "Emerging Technologies in Circuits and Systems", author of 9 books, 7 book chapters and has over 600 top-tier refereed journal and conference papers in his area of research and holds 38 patents. Professor Yeo is a Member of Board of Advisors of the Singapore Semiconductor Industry Association and a world-renowned authority on low-power RF/mm-wave IC design and a recognized expert in CMOS technology. He is an IEEE fellow for his contributions to low-power integrated circuit design.

Prof Yeo has supervised or trained more than 100 researchers and postgraduate students, many of whom are successful leaders in the industry and academia. He gave several keynotes and invited talks at various scientific conferences, meetings, workshops and seminars. Furthermore, he served in the editorial board of IEEE Transactions on Microwave Theory and Techniques and was one of the Guest Editors of Journal of Circuits, Systems and Computers on Green Integrated Circuits and Systems from 2008 to 2010 and on Energy and Variability Aware Circuits and Systems from 2011 to 2013. He also holds/held key positions in many international conferences as Advisor, General Chair, Co-General Chair and Technical Chair. In 2009, he was conferred the Public Administration Medal (Bronze) on National Day by the President of the Republic of Singapore and the Distinguished Nanyang Alumni Award by NTU for his outstanding contributions to the university and society.