<table>
<thead>
<tr>
<th>Title</th>
<th>Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Shang, Yang; Zhang, Chun; Yu, Hao; Tan, Chuan Seng; Zhao, Xin; Lim, Sung Kyu</td>
</tr>
<tr>
<td>Date</td>
<td>2013</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/17271">http://hdl.handle.net/10220/17271</a></td>
</tr>
</tbody>
</table>

© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/ASPDAC.2013.6509681].
Abstract—3D physical design needs accurate device model of through-silicon vias (TSVs). In this paper, physics-based electrical-thermal model is introduced for both signal and dummy thermal TSVs with the consideration of nonlinear electrical-thermal dependence. Taking thermal-reliable 3D clock-tree synthesis as a case-study to verify the effectiveness of the proposed TSV model, one nonlinear programming-based clock-skew reduction problem is formulated to allocate thermal TSVs for clock-skew reduction under non-uniform temperature distribution. With a number of 3D clock-tree benchmarks, experiments show that under the nonlinear electrical-thermal TSV model, insertion of thermal TSVs can effectively reduce temperature-gradient introduced clock-skew by 58.4% on average, and has 11.6% higher clock-skew reduction than the result under linear electrical-thermal model.

I. INTRODUCTION

With the provision of interconnection along vertical dimension, 3D integration has become a promising solution for continued scaling for high-performance computing systems. As multiple device-layers (tiers) can be vertically connected by through-silicon vias (TSVs), the latency of the long interconnection in 2D is substantially reduced [1, 2, 3, 4, 5, 6, 7, 8, 9]. At the same time, since the heat-dissipation path becomes far apart from heat-sink, there is severe temperature increase as well as higher temperature gradient for designs in 3D domain. As such, a robust physical design in 3D needs to consider the optimization from both electrical and thermal perspectives.

TSVs are the foundations of 3D integration with applications in inter-layer signal/clock connection, power distribution and also heat removal. Recent device modelings [3, 4] show that due to the existence of liner for isolation, TSVs work quite similarly to the nonlinear MOS-capacitance (MOSCAP) under different signal voltages and operating frequencies. As such, signal delay from TSV capacitance becomes non-negligible when the signal frequency is above several gigahertz. Moreover, MOSCAP has nonlinear increase with temperature [4]. The signal delay induced by the nonlinear capacitance becomes even larger when the temperature is much higher, which can potentially degrade the signal distribution such as clock. Therefore, instead of modeling TSV under traditional linear electrical-thermal model as a resistor, it becomes important to consider its nonlinear effect for a thermal-reliable 3D design as a nonlinear temperature-dependent capacitor.

Since the performance of clock is sensitive to the delay difference at all sinks, which is known as skew, thermal-reliable clock-tree synthesis is one perfect example to study the impact of nonlinear electrical-thermal coupling of TSVs in 3D. In this paper, based on recent measurement results [3, 4], one nonlinear electrical-thermal model is developed for signal TSV. Moreover, based on the accurate multi-physics solver, one temperature-sensitivity function is developed with respect to thermal TSV density. Utilizing the developed accurate TSV models, a thermal-reliable 3D clock-tree synthesis problem is formulated as a case study to analyze the impact and solution of the nonlinear electrical-thermal behaviors of TSVs. Specifically, the thermal TSVs are inserted [7] for the reduction of clock-skew under temperature gradient in 3D with the consideration of the signal TSV delay. A nonlinear programming-based algorithm is developed and solved for an optimal thermal TSV insertion to minimize the clock-skew. Experiment results show that with reasonable number of thermal TSVs allocated, the average clock-skew can be reduced by 58.4% for clock-tree benchmarks [10] in 3D design [5]. Furthermore, compared to the use of linear electrical-thermal model [2, 5, 11], our approach reduces 11.6% more clock-skew under the same thermal TSV density constraint, which validates the impact of the nonlinearity in TSV models.

The rest of this paper is organized as follows. Section II presents the new clock-skew reduction problem in 3D. In Section III, the nonlinear electrical-thermal model of signal TSV and temperature-sensitivity function with respect to thermal TSV density are developed, respectively. Then, the nonlinear optimization of clock-skew reduction is studied in Section IV. Experiment results are shown in Section V with conclusion in Section VI.

II. PROBLEM FORMULATION

Fig. 1.: 3D clock-tree distribution network at different tiers, (a) Clock-tree with 14 TSV bundle locations (htree1); (b) Clock-tree with 28 TSV bundle locations (htree2); and (c) Layer configuration under non-uniform temperature distribution

Same as in 2D clock-tree synthesis [2, 11, 12], the clock-skew reduction is an important subject under study for the 3D clock-tree synthesis. Fig. 1 illustrates two typical four-layer 3D clock-trees. Different from the 2D clock-tree, TSVs are utilized to provide vertical connections. As such, in addition to traditional techniques such as buffer sizing [2], merging point adjustment [11], wire-length balancing [12],
and hence adjust the clock-skew $S$ the insertion of thermal TSVs can change the temperature distribution difference between any two clock sinks: $S = \max_i |D_i - D_j|$. As such, we have the following problem formulation of thermal-reliable 3D clock-tree synthesis for clock-skew reduction.

**Problem 1:** Given a pre-synthesized zero-skew 3D clock-tree with signal TSVs as inter-tier connections, the clock-skew $S$ is minimized by allocating position and number of thermal TSVs under temperature distribution $\Gamma$ with the consideration of nonlinear electrical-thermal models of both signal and thermal TSVs.

### III. Electrical-thermal TSV Modeling

This section discusses how to build accurate electrical-thermal TSV models for 3D thermal-reliable clock-tree. As illustrated in Fig.2(a), TSV can provide both electrical connection between adjacent tiers as well as heat dissipation path to the heat-sink. Here we define the TSV used for electrical connection as signal TSV and the TSV used for heat dissipation as thermal TSV. Note that in order to avoid unwanted diffusion of metal-atom into the silicon substrate, liner material ($SiO_2$ or $Si_3N_4$) is used for isolation purpose during TSV fabrication in the BEOL (Back-End-Of-Line) process. As discussed in this paper, the liner material can significantly affect the electrical-thermal behavior of TSVs.

A typical signal TSV model is illustrated in Fig.2(c), in which the RC parameters are given by following equations

$$
\frac{1}{C_T} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}}; R_T = \frac{\rho h}{\pi f_{metal}^2}
$$

where $C_{ox} = \frac{2\pi r_{metal} h}{ln(r_{dep} / r_{metal})}$ is the liner capacitance, $C_{dep} = \frac{2\pi r_{metal} h}{ln(r_{dep} / r_{metal})}$ is the depletion capacitance of TSV, $\rho$ is the resistivity of metal-material of TSV, $h$ is the TSV height, $\varepsilon_{OX}$ and $\varepsilon_{Si}$ are the dielectric constant of silicon oxide and silicon, and $r_{metal}$, $C_{ox}$ and $r_{dep}$ are the outer radius of TSV metal, silicon and depletion region, respectively as shown in Fig.2(b).

The existence of depletion region is due to the work-function difference between the metal-material of TSV and silicon substrate. This is also the reason of nonlinear TSV capacitance against biasing voltage and temperature. As shown in Fig.3, the C-V curve of TSV can be divided into accumulation region, depletion region and inversion region, which are separated by the flat-band voltage ($V_{FB}$) and threshold voltage ($V_T$). When working at higher frequency (i.e., $>1MHz$), the inversion region can be subdivided into the deep-depletion region.

![Fig. 3: Typical C-V curve of TSV MOSCAP with temperature dependence](image)

As the typical $V_T$ of a copper TSV is around $-2V$, the signal TSV capacitance is usually located at inversion region for the application of a digital circuit with positive voltage swing. Further due to the normally high frequency clock signal in 3D clock-tree network, the deep-depletion region is actually of our concern. Note in the deep-depletion region, the TSV C-V curve tends to be flat with changing bias voltage $V_{BIAS}$.

However, the capacitor for signal TSV still shows nonlinear electrical-thermal coupling effect due to the nonlinear dependence of $r_{dep}$ on temperature. In other words, there exists a nonlinear temperature dependence effect at deep-depletion region for signal TSV, which can be characterized using (2) based on real measurement results from fabricated testing TSVs [4]

$$
R_T = R_0(1 + \alpha(T - T_0)); C_T = C_0 + \beta_1 T + \beta_2 T^2
$$

where $T$ is the temperature of TSV, $R_0$ is the TSV resistance at room temperature $T_0$, $\alpha$ is the measured temperature-dependent coefficient, $C_0$ is the capacitance of TSV ($C_T$) at zero temperature, and $\beta_1$, $\beta_2$ are the first and second order temperature-dependent coefficients of $C_T$.

As such, we can observe that the delay contribution from nonlinear terms becomes more significant as temperature is increased. For example, when temperature approaches $200^\circ C$, the first-order and second-order terms contribute similarly to the capacitor and further for delay. With the further consideration of temperature-dependent resistor, the delay of signal TSV can be significantly changed by the temperature variation as discussed later in this section.

B. Thermal TSV Modeling

The previous thermal TSV model also ignores the impact of liner. In fact the thermal conductivity of liner ($SiO_2$) is one hun-
drew times worse than the thermal conductivity of silicon substrate (100W/m·K), which brings non-negligible thermal impact. As shown in Fig.4(a), thermal TSV with higher thermal-conductivity metal-material Cu (400W/m·K) forms a high thermal conductivity channel through the 3D IC. However, the liner material still forms a wall for heat dissipation from metal to substrate, and the heat generated can only be transferred to the heat-sink from top and bottom surface of the thermal TSV. As the thermal conductivity of Si₃N₄ (30W/m·K) is much larger than that of SiO₂, Si₃N₄ is used for liner material for thermal TSVs in this paper.

Moreover, in the chip-level thermal analysis, one is not interested in the thermal behavior of one thermal TSV but the total impact of many thermal TSVs. In our approach, we model the thermal TSV in term of local density. As shown in Fig.4(b), thermal TSVs are locally inserted into regular unit chip-area (A) and η is the ratio of area occupied by thermal TSVs.

![Fig. 4: (a) 3D heat removal path with thermal TSV; and (b) 3D view of thermal TSVs insertion](image)

Assuming that unit chip-area A is thermally isolated from the top and the surrounding, the heat generated can only be transferred vertically to the heat-sink at the bottom. As such, one can define thermal conductivity between A and heat-sink by

$$\sigma_{Total} = \eta \cdot \sigma_{TSV} + (1 - \eta) \sigma_0$$

where $\sigma_{TSV}$ and $\sigma_0$ are the thermal conductivity of thermal TSVs inserted and regular area, respectively.

One can obtain the temperature reduction function with thermal TSV density $\eta$ as

$$\Delta T = T_0 - T_{TSV} = \frac{P \cdot l}{A \sigma_0} \frac{\eta}{\sigma_{TSV} - \sigma_0} + \eta$$

where $P$ is the heat power flowing from A to heat-sink, and $l$ is the equivalent length of heat-transfer path.

Typically, as the number of thermal TSVs inserted is limited for the minimal area overhead, $\eta$ is much smaller than $\sigma_0/(\sigma_{TSV} - \sigma_0)$. As a result, (4) can be approximated by a linear function of $\eta$. On the other hand, when the value of $\eta$ is approaching or larger than $\sigma_0/(\sigma_{TSV} - \sigma_0)$, the temperature reduction is less sensitive to the inserted thermal TSVs. In other words, the temperature reduction impact of thermal TSVs starts to saturate.

As such, thermal TSVs can be allocated to reduce both the local temperature and the inter-layer temperature difference when inserted at different positions. The temperature-sensitivity function (with dependence on thermal TSV density) is thereby useful for guiding the optimization of thermal TSV insertion. Note that the insertion of thermal TSVs might create obstacles in the routing and occupy the logic placement resources. As such, in order to minimize the impact of thermal TSVs insertion, there is a constraint of the maximum allowable $\eta$.

C. Implications to 3D Clock Tree

Next, we discuss the implications of accurate TSV modeling to the delay and skew calculation in the 3D clock-tree. A temperature-dependent and scalable Elmore delay model is constructed for one typical 3D clock distribution network with signal TSVs in Fig.5.

![Fig. 5: Delay model of clock circuit with nonlinear electrical-thermal coupled signal TSV](image)

With the consideration of nonlinear electrical-thermal coupling for signal TSV in (2), the signal delay in Fig.5 is calculated as

$$\tau = R_m \alpha_3 T^3 + R_m [(1 - \alpha T_0) \beta_2 + \alpha \beta_1] T^2$$

$$+ [\alpha (\tau_0 + R_m C_0)] (1 - \alpha T_0) (R_m \beta_1) T$$

$$+ (1 - \alpha T_0) (R_m C_0 + \tau_0)$$

with

$$R_m = \frac{R_D}{S_D} + S_{W1} R_{W1} + \frac{R_T}{2S_T}$$

$$\tau_0 = \frac{1}{2} (S_{W1} R_{W1} C_{W1} + S_{W2} R_{W2} S_L C_L)$$

$$+ \frac{(R_T S_T + S_{W1} R_{W1} + \frac{S_{W2} R_{W2}}{2}) (S_{W2} C_{W2} + S_L C_L)}{S_D}$$

$$+ \frac{R_D}{S_D} (S_{W1} C_{W1} + S_{W2} C_{W2} + S_L C_L + \frac{S_D C_P}{2})$$

where $R_m$ is the total resistance looking from $C_T$ to the input and $\tau_0$ is the delay of circuit without $C_T$; $S_D$ and $S_L$ are the size scaling-factor of driving and loading transistors or buffers; $R_D$, $C_P$ and $C_L$ are the accordingly unit buffer resistance and capacitance; $S_{W1}$ and $S_{W2}$ are the length scaling-factor of input and output wire connect to TSVs; $R_{W1}$ and $R_{W2}$ are the accordingly unit length wire resistance; and $S_T$ is the number scaling-factor of TSVs. Note that each TSV has the same capacitance $C_T$ and resistance $R_T$. Note here the delay impact of wires and buffers are also taken into consideration, where their temperature dependent model follows [2].

As we can observe from (5), for a 3D clock-tree distribution network with TSVs, the delay becomes a nonlinear function with temperature

$$D_{TSV} = k_0 + k_1 T + k_2 T^2 + k_3 T^3$$

which is significantly different from the 2D case in which the delay is only linearly dependent on temperature $\tau = \tau_0 + k_0 T$. This is because in 3D the TSV is mainly modeled as nonlinear temperature dependent capacitor, while the wire is mainly modeled as linear temperature dependent resistor [2]. As a result, the electrical-thermal nonlinear coupling from signal TSV may significantly increase the clock-skew due to the large temperature gradient in 3D IC. The proper design by applying thermal TSVs for heat-removal and further to balance the clock-skew thereby becomes one important approach to be explored for 3D clock-tree.

IV. NONLINEAR OPTIMIZATION OF SKEW REDUCTION

Due to the nonlinear electrical-thermal coupling, the clock-skew reduction for 3D clock-tree becomes nonlinear optimization problem. In this section, we introduce one nonlinear programming based algorithm for thermal TSV insertion to minimize the thermal induced clock-skew for 3D clock-tree network.

Note that in this paper, for a clock-tree with $C$ sinks, the clock-skew $S$ is defined as the maximum delay difference between any two sinks $i$ and $j$:

$$S = \max : |D_i - D_j|, 0 \leq i, j \leq C$$

(8)
where $D_i$ and $D_j$ denote the delays of $i$ and $j$ from clock source respectively.

### A. Nonlinear Optimization

At micro-architecture level, each tier in the 3D IC can be divided into $M \times N$ grids. When the clock-tree passes the $i$-th grid $g_i$, the delay contributed by $g_i$ can be calculated by the developed electrical-thermal model. Generally the contribution of $3^{rd}$ order term in (5) is negligible, thus the delay function can be simplified as

$$
\tau_i = \begin{cases} 
  d_0 + k_0T_i + k_1T_i^2, & \text{signal TSV exists} \\
  d_0 + k_0T_i, & \text{otherwise}
\end{cases} \quad (9)
$$

Note the linear-temperature-dependent delay of horizontal metal wires and buffers in (9) are also counted here for accurate model of clock-skew. Then one clock-tree branch $C_k$ is defined as the set of grids $C_k = \{g_i \mid g_i \text{ passes } k\}$. As such, the delay of one clock-tree branch becomes the summation of delays from all grids

$$D_k = \sum_{i \in C_k} \tau_i \quad (10)$$

Note that although the exact temperature changes dynamically at runtime, the overall temperature distribution tend to follow certain patterns with steady-state profile. Therefore, the delay is calculated based on expected steady-state temperature gradient, which will be introduced with more details in Section V.

To reduce the clock-skew, the thermal TSVs can be inserted at desired grid to control the local temperature reduction and thus balance the delay at each clock sink. As discussed in Section B, the temperature reduction depends linearly on the allocated thermal TSV density $x_i$ as well as the local power density $P_i$:

$$T_i^{new} = T_i - \gamma P_i x_i \quad (11)$$

where $\gamma$ is the thermal sensitivity capturing $\Delta T/\Delta x$.

Substituting equations (9) and (11) into (10), the clock-tree branch delay $D_k$ becomes a quadratic function of inserted thermal TSV density $x_i$:

$$D_k = c_k + \tilde{r}_k^T x + \frac{1}{2} x^T H_k x \quad (12)$$

where column vector $\tilde{r}_k$ and diagonal matrix $H_k$ represent linear and quadratic coefficients, respectively.

As a result, the 3D clock-tree skew reduction problem can be detailed as to minimize the delay variance over all clock-tree branches $C_k$

$$\min : f(D) = \frac{1}{C - 1} \sum_{k=1}^{C} (D_k - \overline{D})^2 \quad (13)$$

where the average delay is also a quadratic function of $x$.

$$\overline{D} = \frac{1}{C} \sum_{k=1}^{C} D_k = \tau + \bar{r}^T x + \frac{1}{2} x^T \overline{H} x \quad (14)$$

By substituting the above thermal TSV density $x$ dependent delay into (13), the original problem can be rewritten with one quadratic-polynomial function

**Problem 2:**

$$\min : f(x) = \frac{1}{C - 1} \sum_{k=1}^{C} (\tilde{c}_k^2 + 2\tilde{c}_k \tilde{r}_k^T x + x^T (\tilde{r}_k \tilde{r}_k^T + \tilde{c}_k H_k)x + \tilde{r}_k^T x^T \bar{H} x + \frac{1}{4} x^T \bar{H} x x^T \bar{H} x) \quad (15)$$

**Problem 3:**

$$\min : f^*(x) = f(x) + \lambda \cdot h^2(x) \quad (17)$$

where

$$h(x) = \begin{cases} 
  0, & \text{lb} \leq x \leq \text{ub} \\
  \rho, & \text{otherwise}
\end{cases} \quad (18)$$

Intuitively, the conjugate gradient method iteratively searches along the gradient drop reduction to find the $x$ which minimizes $f^*(x)$. At each iteration, the algorithm selects the successive direction vector as a conjugate version of the successive gradient obtained as the method progresses. Specifically, the next search direction vector $d_{k+1}$ is decided by adding to the current negative gradient vector

$$d_{k+1} = -\nabla f^*(x_k) + \frac{\partial f^*(x_k)}{\partial x} \frac{d_k}{d_k^T d_k} \quad (19)$$

as a linear combination of the previous direction vector.

Based on the search direction vector, the step-size $\alpha_k$ can be optimally decided through the line search to minimize the the function $f^*(x_k + \alpha d_k)$. As the result, the vector $x$ is updated as:

$$x_{k+1} = x_k + \alpha_k d_k \quad (20)$$

The algorithm completes when $|x_{k+1} - x_k|$ is less than certain error bound, or the maximum iteration number is reached.

Practically, to avoid trapped in local minimum, the problem is solved with different randomly generated initial values $x_0$. The minimal value among all these solutions is chosen as the final result.
A. Nonlinear Electrical-thermal Coupling of Signal TSV

As shown in Fig.6(a), the temperature dependent resistance and capacitance of each signal TSV are computed on an Intel Xeon server with 3.47GHz clock frequency and 48GB of RAM. The initial temperature distribution at each tier is obtained without thermal TSVs. Then thermal TSVs are placed as shown in dot lines, which is generated by neglecting the 2nd and higher order terms in (7). It is shown that the delay difference between linear and nonlinear model grows with temperature and TSV bundle number. For clearance, all the TSV delay coefficients are listed in Table II as well. Note that to obtain the intrinsic delay of TSV, the length of both input and output wires to TSVs are assumed to be zero, and both source and load buffer transistors are the same size with $R_P = 100\Omega$ and $S_D C_I = S_I C_L = 2fF$. One can observe that the large temperature gradient in 3D is amplified by the nonlinear electrical-thermal coupling. As such, one can observe that for the T8-bundle at 120°C, the signal TSV delay can be as large as 100ps, which is 67% of half clock-cycle for a 3.3GHz multi-processor.

B. Temperature Reduction of Thermal TSV

A 4-tier 3D IC is constructed with 40\(\mu\)m thickness in the top three tiers and 200\(\mu\)m for the bottom one, and hence the overall chip height is 320\(\mu\)m. Each thermal TSV has a diameter of 15\(\mu\)m and a linear thickness of 200\(\mu\)m. The heat-sink is also added to the bottom of substrate as an equivalent distributed thermal conductance (1.24×10^6 W/(K-m^2)). Moreover, each tier is assigned with the same power density as the heat source. The initial temperature distribution at each tier is obtained without thermal TSVs. Then thermal TSVs are placed in the grids to obtain the new temperature distribution, and hence the temperature reduction distribution can be obtained accordingly.

As we can see from Fig.7, the temperature reduction first increases linearly with the inserted thermal TSV density then saturated at certain level. This results correlate well with (4). The linear-fitting curve is also shown in Fig.7 and the maximum inserted thermal TSV density observed is 400/mm^2.

C. Thermal TSV Insertion for Clock Skew Reduction

This section verifies the effectiveness of thermal-TSV insertion for reducing 3D clock-skew. HotSpot [15] is used to extract the temperature distribution at each location. To eliminate the application-specific bias, the temperature distribution is calculated as the average over all SPEC2000 benchmarks. Although the temperature distribution can change at runtime, using the average distribution profile is a common practice in thermal-aware clock tree synthesis [2]. At architecture level, a four-tier 3D IC is built with each tier one Alpha-2 processor. The IBM clock-tree benchmarks r1-r5 [10] are synthesized to 4-tier 3D clock-tree using the method in [5].
TABLE III

<table>
<thead>
<tr>
<th>Type</th>
<th>Orig TSVs</th>
<th>Lin TSVs</th>
<th>Nonlin TSVs</th>
<th>Org TSVs</th>
<th>Lin TSVs</th>
<th>Nonlin TSVs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>time(s)</td>
<td>time(s)</td>
<td>time(s)</td>
<td>time(s)</td>
<td>time(s)</td>
</tr>
<tr>
<td>T2</td>
<td>15.34</td>
<td>10.02</td>
<td>34.7%</td>
<td>14.29</td>
<td>2.57</td>
<td>83.1%</td>
</tr>
<tr>
<td>T4</td>
<td>26.44</td>
<td>8.67</td>
<td>67.2%</td>
<td>14.19</td>
<td>4.48</td>
<td>83.1%</td>
</tr>
<tr>
<td>T8</td>
<td>47.42</td>
<td>12.10</td>
<td>74.5%</td>
<td>14.58</td>
<td>8.14</td>
<td>82.8%</td>
</tr>
<tr>
<td>T10</td>
<td>58.42</td>
<td>15.10</td>
<td>74.2%</td>
<td>15.35</td>
<td>10.19</td>
<td>82.6%</td>
</tr>
<tr>
<td>Mean</td>
<td>-</td>
<td>14.60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>57.38</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type</th>
<th>(14 Signal TSVs)</th>
<th>time(s)</th>
<th>time(s)</th>
<th>time(s)</th>
<th>time(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>T2</td>
<td>23.48</td>
<td>8.69</td>
<td>63.0%</td>
<td>13.98</td>
<td>3.57</td>
</tr>
<tr>
<td>T4</td>
<td>43.99</td>
<td>12.40</td>
<td>71.8%</td>
<td>14.03</td>
<td>3.38</td>
</tr>
<tr>
<td>T8</td>
<td>82.76</td>
<td>16.18</td>
<td>80.4%</td>
<td>13.92</td>
<td>9.35</td>
</tr>
<tr>
<td>T10</td>
<td>103.1</td>
<td>17.69</td>
<td>82.8%</td>
<td>13.93</td>
<td>11.44</td>
</tr>
<tr>
<td>Mean</td>
<td>-</td>
<td>14.60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

Due to the existence of liner for isolation, TSV behaves as a MOSCAP with nonlinear electrical-thermal dependence. With the further consideration of high power-density and low heat-removal ability in 3D, there exists non-negligible delay variation or skew in 3D clock-tree distribution with TSVs. In this paper, physics-based electrical-thermal models for both signal and (dummy) thermal TSVs are provided with the consideration of nonlinear temperature dependence. As such, one nonlinear programming problem is formulated to reduce clock-skew via thermal TSVs insertion for the thermal-reliable 3D clock-tree synthesis. With a number of clock-tree benchmarks, experiments show that under realistic nonlinear TSV models, insertion of thermal TSV can effectively reduce the clock-skew by 58.4% on average, which is also 11.6% higher clock-skew reduction on average than using the linear model.

ACKNOWLEDGMENTS

This work is partially sponsored by Singapore MOE TIER-2 ARC5/11 project and MOE TIER-1 RG26/10 project.

REFERENCES