<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>A DC to 14GHz fully differential amplifier for wideband low power applications</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Kumar, Thangarasu Bharatha; Ma, Kaixue; Yeo, Kiat Seng; Mou, Shouxian; Mahalingam, Nagarajan</td>
</tr>
<tr>
<td><strong>Citation</strong></td>
<td>Kumar, T. B., Ma, K., Yeo, K. S., Mou, S., &amp; Mahalingam, N. (2011). A DC to 14GHz fully differential amplifier for wideband low power applications. 2011 International SoC Design Conference (ISOCC), 9-12.</td>
</tr>
<tr>
<td><strong>Date</strong></td>
<td>2011</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/17785">http://hdl.handle.net/10220/17785</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>© 2011 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [<a href="http://dx.doi.org/10.1109/ISOCC.2011.6138633">http://dx.doi.org/10.1109/ISOCC.2011.6138633</a>].</td>
</tr>
</tbody>
</table>
A DC to 14GHz Fully Differential Amplifier for Wideband low power applications

Thangarasu Bharatha Kumar, Kaixue Ma, Kiat Seng Yeo, Shouxian Mou and Mahalingam Nagarajan

School of Electrical and Electronic Engineering, Nanyang Technological University
50 Nanyang Avenue, 639798 Singapore
1 tbkumar@ntu.edu.sg
2 kxma@ntu.edu.sg
3 eksyeo@ntu.edu.sg

Abstract—This paper presents a high performance wideband amplifier and justifies the performance with the aid of measurement results. The amplifier consumes very low power about 6.8mW from a supply voltage of 1.8V. The amplifier is designed using a cross coupled cascode topology to improve the Gain and Bandwidth. The design is implemented in a 0.18μm SiGe BiCMOS process (ft = 200GHz) with 9.3dB small signal differential Gain and a flat 3dB Bandwidth from DC to 14GHz. The design size of the core amplifier is 230μm x 80μm.

Keywords—Wideband Amplifier, Differential amplifier, SiGe BiCMOS process, low power, millimeter-wave

I. INTRODUCTION

With the ever increasing demand of present generation for quick access to huge amount of information from internet and other sources, there is need for data transmission media that supports higher data access speeds. This calls for Wired or Wireless Transceivers operating at higher data rates. The recently introduced 60GHz ISM band supports larger bandwidth of about 7GHz which is continuous [6]. So that the standards governing the Data transmission at this frequency band like IEEE 802.15.3c, 802.11ad, etc can have the flexibility to determine the number of channels and the channel bandwidth within the 7GHz window.

Such 60GHz Transceivers require building blocks operating at higher frequency with larger bandwidth [7]. Mainly the power output to meet Link budget requirement needs Wideband Amplifiers at intermediate stages of the Transmitter chain to boost the Power Gain without saturation. At this higher frequency of 60GHz there is large amount of Noise interference affecting the Receiver chain. Hence to improve the Signal to Noise ratio we again need Wideband Amplifiers at the various stages to reduce the overall Noise figure of the Receiver chain.

The paper is organized as sections with Section II briefing on the Wideband amplifier design consideration and providing an analytical description on the design of the proposed amplifier. Section III, covers the Measurement results obtained from on-wafer testing of the design and Section IV concludes the paper with revisit to important aspects and performance of the design proposed.

II. DESIGN ANALYSIS OF PROPOSED WIDEBAND AMPLIFIER

There are few properties that are required from these Wideband Amplifiers which makes them suitable to be utilized at both transmitter and receiver sections of the Transceiver [7]. The Wideband amplifiers, as the name suggests, must support wide bandwidth, operate at higher frequencies, provide higher Gain, consume very less power, occupy very small footprint in the Transceiver chip area and support power shutdown option using a digital input pin. The Power shutdown option is necessary for saving power in the Time multiplexing scheme between Transmitter and Receiver sections. All these features enable the Wideband Amplifiers to be integrated in the Transceivers for portable mobile applications. This paper proposes one such Wideband amplifiers with measurement results to verify its performance.

The proposed Wideband amplifier has a fully differential architecture which has both input and output with differential signaling as shown in Fig 1. This architecture ensures to eliminate the even order harmonics and improves the circuit linearity.

Fig.1. Circuit Schematic of Proposed Wideband Amplifier

One of the important concerns of the differential amplifiers is that it is very difficult to fabricate a perfect symmetrical circuit even on the same wafer or die. This process related asymmetry causes the common mode signals to be seen along with the differential output. This common mode Gain of the differential amplifier is undesirable for certain biomedical
applications and for precision devices. A small common mode signal can induce distortion in the final output. The ability of the differential amplifier to suppress the common mode signals as compared to the differential signal input is the Common Mode Rejection ratio. In addition the asymmetry or device mismatch causes DC offset to be seen at the final output. Since the proposed amplifier is capable of amplifying the signals from DC, the DC offsets affect the output response. With the cross-coupled structure in the proposed design, the current distribution between the two arms of the differential amplifier is evenly distributed to avoid any offsets due to mismatch between the differential pairs. The mismatch is equally shared between both the Differential ends [4].

Fig.2. All the 4 transistors are designed to be of same size. The topology simplifies the layout implementation making the process variations to have very little influence on the performance of the amplifier as shown in Fig 3 below. The capacitive feed-through is overcome by the cascode stage stacked above the cross coupled pair. This introduces isolation between the input and the inverting output. Otherwise it introduces the Miller capacitive effect as shown in Fig 7. The circuit requirement suggests providing fixed gain from DC to 14GHz. Hence the DC is not blocked along the signal path and is equally amplified. The 1.5dB Gain flatness achieves a bandwidth of up to 10GHz. The design avoids Inductors, capacitors which are frequency dependant components and hence the Layout becomes very compact – 230 μm x 80 μm. The more compact the design, its cost in the SOC integration is also reduced.

III. EXPERIMENTAL RESULTS

The proposed IFA design was fabricated using 0.18μm SiGe BiCMOS technology from Tower-Jazz Semiconductor. The Fig 4 shows the microphotograph of the design implemented. The core area of the Amplifier occupies only 0.2mm x 0.08mm excluding the IO pads. For aiding in on-wafer measurement the differential RF inputs and outputs are extended to GSSG RF pads along with VDD supply and Power down digital input using Digital Pads. The amplifier was measured using Vector Network Analyzer (VNA). This amplifier can be integrated in the transceiver ICs as Intermediate Amplifier to set the Gain for required Link budget. When the Transceiver is operated with Time-Domain multiplexing mode, the circuits in the Transmitter or Receiver chain, which is not functional, can shut off their DC power consumption. This can be achieved with the proposed amplifier using the power down digital pin. This pin can be accessed externally and when it is set to 1.8V, the amplifier is shut off and consumes a negligible amount of current in the range of nanoamperes (nA). For normal circuit operation, the pin must be set to 0V.

The circuit is basically equivalent to two differential pairs connected in parallel with configurations as in Fig 2(b). The currents entering and leaving the two arms of the differential pair is consistent with the circuit operation and also the errors get cancelled including the leakage currents as illustrated in the
TABLE I. SUMMARY OF PERFORMANCE OF WIDEBAND AMPLIFIERS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Units</th>
<th>[1]</th>
<th>[2]</th>
<th>[3]</th>
<th>[4]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>-</td>
<td>0.8μm SiGe HBT</td>
<td>0.13μm CMOS</td>
<td>0.25μm SiGe BiCMOS</td>
<td>0.35μm SiGe BiCMOS</td>
<td>0.18μm SiGe BiCMOS</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>GHz</td>
<td>3.1 to 10.6</td>
<td>DC to 11.5</td>
<td>DC to 7.8</td>
<td>1.2 to 17</td>
<td>DC to 14.3</td>
</tr>
<tr>
<td>Gain (S21)</td>
<td>dB</td>
<td>19.9</td>
<td>13.2</td>
<td>10.6</td>
<td>8.5</td>
<td>9.3</td>
</tr>
<tr>
<td>Topology</td>
<td>-</td>
<td>DE - Emitter coupled pair</td>
<td>SE - splitting-load inductive peaking</td>
<td>SE - CB-CC cascade</td>
<td>SE – multiple f/b inductive peaking</td>
<td>DE - Cross coupled Cascade</td>
</tr>
<tr>
<td>Power consumption</td>
<td>mW</td>
<td>77</td>
<td>9.1</td>
<td>6.5</td>
<td>21</td>
<td>6.8</td>
</tr>
<tr>
<td>Core Area</td>
<td>mm²</td>
<td>0.14 (IO Pad)</td>
<td>0.08</td>
<td>0.26 x 0.52</td>
<td>0.775 x 0.71</td>
<td>0.22 x 0.08</td>
</tr>
<tr>
<td>Noise Figure</td>
<td>dB</td>
<td>2.9</td>
<td>5.6</td>
<td>4.4</td>
<td>5.7</td>
<td>6.9*</td>
</tr>
</tbody>
</table>

SE – Single Ended and DE – Differential Ended
* - Post simulation result for Noise Figure

For normal amplifier operation, the VDD voltage is set to 1.8V and the Power Down pin is set to 0V. The differential I/O GSSG probes are connected to the Input and output of the amplifier to measure the small signal S-parameters.

From the 1.8V voltage source, the amplifier consumes 3.8mA of current at 27deg C room temperature. The measured small signal differential gain S_{21} in the flat band as shown in the Fig 5 is on average equal to 9.3dB and measured 3dB bandwidth is 14.3GHz. This design incorporated the considerations for wider bandwidth and is evident from the measurement plot. The bandwidth with 1.5dB gain flatness is 10.1-GHz. Fig 6 suggests output matching is less than -15.5dB over the entire amplifier range.

Since the measurement setup had a limitation for measuring circuit Noise Figure, we have summarized the post-simulation Noise Figure value in the Summary table. The Noise figure obtained from simulation plot of 6.8dB suggests a flat noise figure value till 10.1GHz and gradually increases as the Gain drops with increase in measurement frequency.
Fig. 7. Common Emitter stage against the Cascode stage for enhancement of Bandwidth

The measurement results of the proposed work and a comparison of the results with the previous work are summarized in Table 1. The proposed design achieves best gain-bandwidth product figure of merit with economical use of DC Power consumption of only 6.8mW and active chip area of 0.22×0.08mm².

The amplifier stability factors namely Kf and B1f (Delta) are measured against frequency and plots are shown in Fig 8 and Fig 9. The plot suggests that the amplifier is unconditionally stable over entire operating frequency range.

Fig. 8. Measurement plot of Stability factor, (Kf >= 1)

Fig. 9. Measurement plot of Stability factor, (B1f >= 0)

IV. CONCLUSION

A wideband SiGe BiCMOS amplifier with very low power consumption and suitable design convenient for Layout implementation has been presented. The proposed amplifier incorporates features like cross-coupled cascode topology to meet the target of wide bandwidth and high Gain. The power down functionality renders the circuit to be inactive when not operational with negligible current consumption in range of tens of nanoamperes. The design architecture is very less susceptible to process variation providing a small signal Gain of +9.3dB over a 3dB bandwidth of 14.3GHz. Furthermore the amplifier consumes a total current of 3.8mA using a supply voltage of 1.8V and occupies a core area without IO pads of 0.22 x 0.08 mm².

ACKNOWLEDGMENT

The authors would like to be thankful to ETPL, Singapore for co-sponsoring the design work with Nanyang Technological University, Singapore by providing the design opportunity and financing this design work. We would also like to thank the efforts from Tower Jazz Semiconductors for fabricating the design.

REFERENCES


