<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Song, Yang; Fu, Haipeng; Yu, Hao; Shi, Guoyong</td>
</tr>
<tr>
<td><strong>Citation</strong></td>
<td>Song, Y., Fu, H., Yu, H., Shi, G. (2013). Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter. 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).</td>
</tr>
<tr>
<td><strong>Date</strong></td>
<td>2013</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/18282">http://hdl.handle.net/10220/18282</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>© 2013 IEEE. This is the author created version of a work that has been peer reviewed and accepted for publication by 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE. It incorporates referee’s comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: [DOI:<a href="http://dx.doi.org/10.1109/ASPDAC.2013.6509691">http://dx.doi.org/10.1109/ASPDAC.2013.6509691</a>].</td>
</tr>
</tbody>
</table>
Stable Backward Reachability Correction for PLL Verification with Consideration of Environmental Noise Induced Jitter

Yang Song, Haipeng Fu, Hao Yu

School of Electrical and Electronic Engineering
Nanyang Technological University
Singapore 639798, Singapore
e-mail: {songyang,hpfu,haoyu}@ntu.edu.sg

Guoyong Shi
School of Microelectronics
Shanghai Jiao Tong University
Shanghai 200240, China
e-mail: shiguoyong@ic.sjtu.edu.cn

Abstract — It is unknown to perform efficient PLL system-level verification with consideration of jitter induced by substrate or power-supply noise. With the consideration of nonlinear phase noise macromodel, this paper introduces a forward reachability analysis with stable backward correction for PLL system-level verification with jitter. By refining initial state of PLL through backward correction, one can perform an efficient PLL verification to automatically adjust the locking range with consideration of environmental noise induced jitter. Moreover, to overcome the unstable nature during backward correction, a stability calibration is introduced in this paper to limit error. To validate our method, the proposed approach is applied to verify a number of PLL designs including single-LC or coupled-LC oscillators described by system-level behavioral model with jitter. Experimental results show that our forward reachability analysis with backward correction can succeed in reaching the adjusted locking range by correcting initial states in presence of environmental noise induced jitter.

I. INTRODUCTION

The design of RF-CMOS based integrated circuit has been in the scale of 40nm and 60GHz with primary applications in high-data-rate communication system [1, 2] such as wireless-HD and wiGiga specifications. At such an extreme scale, the verification of the RF-frontend has become particularly challenging due to heavy EM-coupling and low voltage-swing. For example, the noise injected through substrate or power-supply may significantly affect the sensitive analog/RF blocks such as phase-lock-loops (PLLs)[3] and analog-to-digital converters (ADCs).

As for the high-precision PLL design, random temporal variation of the phase, or called jitter, is one critical performance metric because large jitter can consume clock budget and hence introduce synchronization failure [4, 5, 6]. With careful design of PLL building blocks, the noise contribution of phase detector, the frequency divider, and the loop filter can be reduced to a tolerable level. The dominant noise is thus the phase noise of the VCO. There are possible substrate noise and power-supply noise coupled into the VCO signal path, which can modulate the oscillator signal both in frequency and amplitude [7, 8]. These modulation effects cause sideband spurs around the local oscillator and its harmonics with deviated phase from targeted locking range. The efficient verification of PLL jitter under certain design specification is thereby always one challenge for circuit designers.

In addition to the transistor-level verification of PLL, the system-level verification of PLL has become more and more important for early design stage exploration. Reachability analysis [9, 10, 11] is usually deployed for the PLL safety verification at system level. In a PLL circuit, thousands of switchings are necessary before reached in steady state, which introduces difficulty for the reachability analysis because computation complexity due to switchings can be tremendous. In [11], reachability analysis is deployed to verify locking range of PLL over a set of initial states of charge-pump. The complexity from switchings is overcome by a method named continuation. However, it is unknown to consider the environmental noise induced jitter during the PLL verification, which is actually the primary need for most PLL circuit designers. A verification method that can verify PLL with jitter and further present correction is thereby required.

In this paper, a forward reachability analysis with stable backward correction is developed to verify PLL within valid locking range in presence of the environmental noise induced jitter. Firstly, a nonlinear phase noise macromodel is introduced to model substrate and power-supply noise induced jitter for PLL system-level model. Next, the PLL without consideration of jitter can be first verified by the forward zonotope-based [12] reachability analysis. At the same time, the according jitter can be calculated to adjust the PLL locking range. Consequently, an additional backward correction is applied to refine the initial state of PLL based on the adjusted locking range of PLL. Note that the backward reachability analysis was explored in [10] for VCO. However, this method is unstable as system poles are shifted to the right-half plane during the backward trajectory construction. Therefore, error may grow exponentially during the backward correction.

To overcome the stability problem, a calibration method is introduced in this paper by calculating the intersection between the forward and backward trajectories to limit the error growth. As a result, the obtained backward trajectory from the proposed approach will not deviate from the forward trajectory in presence of environmental noise induced jitter. The proposed approach is applied to verify a number of PLL designs including single-LC or coupled-LC oscillators with jitter. Experimental results show that the backward correction can successfully remove the environmental noise induced jitter during the PLL verification. Moreover, the stability calibration can effectively limit the error during the backward correction.

The rest of this paper is organized as follows. Section II discusses the system-level PLL model with addition of the nonlinear phase noise macromodel for jitter. Section III describes the forward reachability analysis with stable backward correction for PLL verification in presence of jitter. The proposed verification methodology is validated in Section IV for a number of single-LC and coupled-LC VCO based PLLs. Conclusions are finally drawn in Section V.

II. PLL SYSTEM MODEL WITH JITTER

A. Nonlinear Phase Noise Model for Jitter

In order to analyze the phase deviation or jitter caused by environmental noise from substrate and power-supply, we introduce a phase-domain macromodel by nonlinear perturbation analysis [6, 8, 13, 14].
B. PLL Behavioral Model with Jitter

An unperturbed oscillator can be expressed as a system of differential equation by

\[ \dot{x} = f(x) + b(t) \]  

where \( x(t) \) is a vector of state variables and \( f(x) \) describes the behavior of the oscillator. The solution of (1) is denoted by \( x_{pss}(t) \) which is the unperturbed periodic steady-state (PSS) solution of the oscillator.

A general oscillator under injected perturbation such as environmental noise can be expressed by

\[ \dot{x} = f(x) + b(t) \]

where \( b(t) \) is the additive perturbation coupled to oscillator. With the presence of small nonzero perturbation \( b(t) \), solution of (2) can be approximated by

\[ x(t) = x_{pss}(t + \alpha(t)) \]  

where \( \alpha(t) \in \mathbb{R} \) is the phase deviation caused by perturbation \( b(t) \). \( \alpha(t) \) can be obtained from nonlinear differential equation

\[ \dot{\alpha}(t) = v(t)^T (t + \alpha(t)) \cdot b(t) \]  

As such, jitter can be obtained by multiplying \( \alpha(t) \) by free running oscillation frequency \( \omega_0 \).

Note that \( v(t) \in \mathbb{R}^n \) is called perturbation projection vector (PPV). The PPV is a special projection vector of the perturbations and is calculated according to Floquet theory. It is a periodic function having the same period as the oscillator and can be computed directly from PSS solution. PPV can be computed by effective numerical methods [6]. Moreover, when the jitter is calculated from the nonlinear phase noise macromodel, one can superpose it into the system behavioral model of PLL. In each cycle of PLL, phase of oscillator deviates from unperturbed periodic steady-state. Phase deviation should be considered when computing locking range of oscillator.

III. PLL REACHABILITY ANALYSIS WITH CORRECTION

The system level PLL verification is mainly based on the so-called reachability analysis [9, 11]. A reachable set is the collection of all trajectories that a system may visit within a given range of time. By exploring all potential trajectories of the system, one can check if the system will end up in unsafe states. Applications of reachability analysis include formal verification of continuous, hybrid or discrete system. In PLL circuits, phase difference between reference signal and oscillator should be locked within a certain range after the PLL system settles down in steady state. As such, the reachability analysis is performed to make sure that the final state of PLL settles within the locking range.

In this section, the basic concepts of reachability analysis by zonotope are presented, followed by forward reachability analysis and stable backward correction for PLL circuits with jitters.

A. Zonotope and Over-approximation

By introducing hypercube for representation of approximation around nominal trajectories, one can obtain a convex hull to enclose
more-likely trajectories. One simple and symmetrical type of hypercube, zonotope [12] is defined as:

\[ Z = \{ x \in \mathbb{R}^n : x = c + \sum_{i=1}^{q} [-1, 1]g^{(i)} \} \]  

(10)

where \( c \) is the center and \( g^{(i)} \) are called zonotope generators. The generator representation of a zonotope is called a G-representation [9]. It can be efficiently deployed during the reachability analysis.

However, note that it is difficult to use G-representation to compute intersection of two sets, which is important during the stable backward correction to be discussed later. The other important representation of zonotope is V-representation, which can represent a zonotope with a set of vertices. V-representation of zonotope is thereby useful when detecting and computing the intersection of two sets, which is important during the stable backward correction.

As a result, the conversion from V-representation to G-representation is necessary when projecting intersected area of polytopes to a common reachable set. Firstly, a parallelotope enclosure of polytope is calculated as below

\[ Z = \Lambda \cdot \text{box}(\Lambda^{-1} P) \]  

(11)

where \( \Lambda \) is a full-ranked matrix whose column vectors are base vectors of parallelotope, and \( P \) is a set of vertices. In addition, \( \text{box}(\cdot) \) operation returns an enclosing axis-aligned box of a set. As a result, a G-representation of order 1 can be constructed easily based on a given parallelotope. But over-approximation is inevitably introduced when a polytope is reduced to a parallelotope of lower order. The detailed illustration of zonotope conversion can be found in [9].

B. Forward Reachability Analysis

To verify a perturbed PLL locking, the forward reachability analysis starts with a linear continuous system expressed by (12) below

\[ \dot{x} = Ax + Bu + b(t). \]  

(12)

It allows to separate the unperturbed solution into two parts: the homogeneous solution with respect to the initial state when there is no input; and the inhomogeneous solution accounting for the system input when the initial state is the origin. As a result, given an initial set for one time step, two sets of solutions are computed and added together by a so-called Minkowski sum. Note that the entire algorithm of reachable is shown in Algorithm 1, where \( \oplus \) denotes Minkowski sum and \( R([0, t_f]) \) is the reachable set for \( t \in [0, t_f] \).

![Fig. 2. Forward and backward trajectories with pole mirroring.](image2)

![Fig. 3. Backward trajectories with and without stability calibration.](image3)

![Fig. 4. Flow chart of PLL reachability analysis with backward correction.](image4)

\vspace{1cm}

**Algorithm 1: Reachability Analysis**

**Input:** Initial set \( X_0 \), system matrix \( A \), input vector \( Bu \), simulation interval \( r \), time horizon \( t_f \).

**Output:** \( R([0, t_f]) \)

- Initial state solution for \( t \in [0, r] \):
  \[ H_0 = \text{convex hull}(X_0, e^{Ar}X_0) \]

- Input solution for \( t \in [0, r] \):
  \[ V_0 = F(Bu, r, A) \]

- Reachable set for \( t \in [0, r] \):
  \[ H_0 = H_0 \oplus V_0 \]

- for \( k = 1, k < t_f/r \) ; \( k + + \) do
  \[ H_k = e^{Ar}H_{k-1} \]
  \[ V_k = e^{Ar}V_{k-1} \]
  \[ R_k = H_k \oplus V_k \]

- end for

- \[ R([0, t_f]) = \bigcup_{k=1}^{t_f/r} R_{k-1} \]

As for PLL circuit, reachability analysis may have complexity challenge as thousands of switchings of charge-pumps are necessary for the convergence of system state. In [11], a continuization method is introduced, in which each simulation time-step has a fixed span with respect to the reference signal. For one step, reachability analysis is
performed to consider the possible behavior of a charge-pump PLL circuit

\[ X_{k+1} = e^{A_{\text{cycle}}} X_k \oplus X_{\text{const}} \oplus X_{\text{up}} \oplus X_{\text{both}} \oplus X_{\text{down}} \]  

(13)

where reachable set \( X_{k+1} \) contains different components including: initial state solution \( e^{A_{\text{cycle}}} X_k \), and input solutions when charge-pump is being charged \( (X_{\text{up}}) \), discharged \( (X_{\text{down}}) \) or when both current drives are active \( (X_{\text{both}}) \).

More importantly, to consider the environmental induced perturbation, phase deviation of oscillator is introduced to \textit{continuation} in this paper by considering jitter when approximating active time of charge-pump (14):

\[ t_{\text{active}} \in \left[ t_{\text{active}}, t_{\text{active}}^* \right] \]

\[ = \left\{ (\Phi_v + 2\pi f_0 \Delta \alpha(t)) / \Phi_v \right\} \]

\[ \left\{ \Phi_v \in [u, v], \Phi_v \in [l, v] \right\} \]  

(14)

where \( \Delta \alpha(t) \) is increment of phase deviation in current cycle. If the final set \( X_{\text{final}} \) intersects the unsafe region (Fig.2), it is simply a geometric matter to find out unsafe subset \( X_{\text{unsafe}}^f \). However, the forward reachability analysis can only verify whether a design is safe or not but it cannot perform automatic correction. The issue of correction is addressed in the following part.

C. Backward Reachability Correction

Backward reachability correction can further calibrate the unsafe initial sets by computing backward trajectory and its intersection with \( X_{\text{inst}} \). After getting rid of the unsafe subset of \( X_{\text{inst}} \), initial states are adjusted to ensure a corrected PLL design, for example, under the noise induced jitter. As for PLL circuit, phase difference between oscillator and reference signal in time domain as jitter can be limited within certain locking range such as \([-0.1, 0.1]\) \( \times 2\pi \). Therefore, one can first apply the forward reachability analysis to detect the phase difference violation due to jitter at the steady state [11]; and then correct the phase difference violation by performing a correction based on the backward reachability analysis.

Similar to the backward reachability analysis in [10], the automaton needs to be reversed when backward correction is performed. For example, the reverse automaton is obtained by reversing the transition relations, by reversing the sign of the derivatives in (15), and then by swapping initial and final states as well. As such, one can obtain a reverse linear differential equation below

\[ -\dot{x} = Ax + Bu + b(t), x(0) \in X_{\text{final}}. \]  

(15)

Note that after reversing the sign of the derivatives, system poles are all mirrored from the left-half plane to the right-half plane (Fig.2), which turns a stable system into unstable. Therefore, the integration error can grow exponentially in an unstable system and interrupt the signal eventually. In the PLL system-level verification, the integration error is inevitably generated due to the conversion between analog and digital/logical signal. Moreover, the over-approximation can introduce extra error as well (11). Therefore, the backward trajectory based on [10] can deviate from the forward trajectory within only a few steps and hence can ruin the backward correction easily. As a result, calibration must be performed to ensure the stability during the backward reachability analysis.

As shown in Algorithm 2, we propose a method to calibrate the backward trajectory \( R^b \) with the reference to the stored forward trajectory \( R^f \). Specifically, as shown in Fig.3, polytope intersection \( R^b \cap R^f \) between the forward trajectory and backward trajectory is calculated at the beginning of each time step and projected to a reachable set (11), which is used as the initial set for current step (16).

\[ R_k^b = R^b((kh, (k+1)h)) \]

\[ R_{k-1}^b = f_{step}(R_k^b \cap R^f([0, tf])) \]  

(16)

Therefore, one can make sure that the integration error during the backward correction does not grow unbounded. The flowchart of the complete forward reachability analysis with backward correction flow is summarized in Fig.4.

Algorithm 2: Backward Reachability Correction

\textbf{Input:} Final set \( X_{tf/r} \), forward trajectory \( R^f([0, tf]) \), system matrix \( A \), input vector \( Bu \), simulation interval \( r \), time horizon \( tf \).

\textbf{Output:} Backward reachable sets \( R^b([0, tf]) \).

\textbf{Backward initial state solution for} \( t \in [tf - r, tf] \):

\[ H_{tf/r-1} = \text{convex hull}(X_{tf/r}, e^{-Ar} X_{tf/r}) \]

\textbf{Backward input solution for} \( t \in [t_f - r, t_f] \):

\[ V_{tf/r-1} = F(-Bu, r, r) \]

\textbf{Backward reachable set for} \( t \in [t_f - r, t_f] \):

\[ R_{tf/r-1}^b = H_{tf/r-1} \oplus V_{tf/r-1}^b \]

\textbf{for} \( (k = tf/r - 1; k > 0; k--) \) \textbf{do}

\[ H_{k-1}^b = e^{-Ar}(R_k^b \cap R^f([0, tf])) \]

\[ V_{k-1}^b = e^{-Ar} V_{k-1}^b \]

\[ R_{k-1}^b = H_{k-1}^b \oplus V_{k-1}^b \]

\textbf{end for}

\[ R^b([0, tf]) = \bigcup_{k=1}^{tf/r} R_{k-1}^b \]

IV. EXPERIMENTAL RESULTS

The proposed forward reachability analysis with backward correction is implemented to verify PLL circuits. Parameter list of the PLL is similar to [11]. The VCO circuits are shown in Fig. 5 for both single-LC and coupled-LC oscillators, which make the primary phase noise or jitter contribution. The behavioral model of PLL with jitter is built in MATLAB with implementation of nonlinear phase-noise macromodel. Manipulation of polypoles used in reachability analysis is performed by Multi-Parametric Toolbox (MPT) [15] integrated in MATLAB. All the experiment results are collected on an Intel Core i5 server with 3.2GHz processor and 8GB memory.

Firstly, a comparison between the PLL models with and without jitters is made in Fig. 6. In this case, the initial node voltage of \( v_0 \) of PLL in Fig.1 is set as \( [3.965V, 4.035V] \). Node voltages \( v_{t0} \) and \( v_{t1} \) of PLL in Fig.1 are both set to 0.5V. As such, the normalized PLL locking range \( (\Phi_v - \Phi_{ref}) / 2\pi \) becomes \([-0.1, 0.1]\). Moreover, the number of simulation cycles is 2000. The environmental noise induced phase deviation is assumed as 0.01 rad, which is introduced by a perturbation to each simulation cycle. Unperturbed and perturbed PLL trajectories are shown in Fig.6. One can observe that the environmental noise induced jitter can cause the final set of states to deviate from the initially assumed locking range. Therefore, the verification of PLL with consideration of jitter is quite a need when performing the reachability analysis.

Then, the validation of the proposed backward correction is inspected. We first consider case A, a PLL design with one single-LC oscillator (Fig.5). This oscillator is governed by the differential equation (17),
\[
C \frac{dv(t)}{dt} + \frac{v(t)}{R} + i(t) + S \cdot \tanh \left( \frac{G_n}{S} v(t) \right) = b(t)
\]

\[
L \frac{di(t)}{dt} - v(t) = 0
\]

in which \(L = 640 \text{pH}, C = 192 \text{fF}, R = 0.0005\Omega\) and \(G_n = 7.5 \text{mS}\). With these parameters, one can find that the inductor current in the single-LC oscillator has an amplitude \(A_0 = 2.2\text{mA}\). We assume that the environmental noise induced perturbation curren-
A Simple LC

from the last step and perform the forward reachability analysis again.

The second iteration, we start from the corrected initial set obtained
initial set and obtain the adjusted initial set

jitter. By performing the backward correction, we trace back to the
ward trajectory is painted in light purple and the backward trajectory

is in dark blue. In the first iteration, the final set

is [2.90, 2.96]. Circuit parameters of coupled-LC oscillator are the same with

Fig. 5. VCO by single and coupled LC oscillators.

Next, as for case B, we use resistively coupled-LC oscillator (Fig.5).

As a result, the forward and backward trajectories of case A derived
from reachability analysis are shown in Fig.7, in which the forward
trajectory is painted in light purple and the backward trajectory
is in dark blue. In the first iteration, the initial set $[-0.18, 0.21]$ overflows
the allowed phase locking range $[-0.1, 0.1]$ (Fig.7(a)) due to jitter.
By performing the backward correction, we trace back to the
initial set and obtain the adjusted initial set $[4.82, 4.89]$ (Fig.7(b)).
In the second iteration, we start from the corrected initial set obtained
from the last step and perform the forward reachability analysis again
(Fig.7(d)). As shown in Fig.7(d), the final set ends up in the desired
locking range $[-0.1, 0.1]$. As such, the whole correction procedure
completes within two iterations in minutes, which is much less than
the time needed for trial-and-error simulation. The initial set and final
set for each iteration are summarized in Table I.

V. CONCLUSIONS

In this paper, a system behavioral model of PLL circuits with jitter
from environmental noise has been introduced. A forward reachabil-
ity analysis with stable backward correction is proposed and applied
to verification of PLL phase locking under jitter. The challenge of
backward correction stems from instability of system equation when
tracing back in time. A method for calibration is presented to over-
come instability of backward trajectory. Experimental results were
collected from two test cases with different oscillators and initial s-
tates. It has been shown that by adjusting initial sets, backward cor-
rection helps PLL converge to desired locking range quickly. Future
work of our research will focus on backward correction with multiple
state variables for system uncertainties from not only noise but also
from mismatch.

ACKNOWLEDGEMENTS

This work is sponsored partially by NRF-POC and MOE TIER-1
funding from Singapore. The authors thank for the initial discussions
with Dr. Sebastian Steinhorst from TUM-CREATE.

REFERENCES

[1] M. Tabesh and et.al. A 65nm cmos 4-channel sub-34mw/channel 60ghz
phased array transceiver. In IEEE Int. Solid-State Circuits Conf. (ISSCC),
2011.

[2] C. Marcu and et.al. A 90nm cmos low-power 60 ghz transceiver with
integrated baseband circuitry. IEEE J. of Solid-State Circuits, December
2009.

pll with low power and low reference spur by aperture-phase detector and
phase-to-analog converter. In IEEE Transactions on Circuits and Systems I
(TCAS-I), 2012.


tors: a unifying theory and numerical methods for characterization. IEEE
Trans. on Circuits and Systems - I, 47(655-674), May 2000.

[7] P. Heydari and M. Pedram. Analysis of jitter due to power-supply noise in
phase-locked loops. In IEEE Custom Integrated Circuits Conf. (CICC),
May 2000.

[8] X. Lai and J. Roychowdhury. Fast, accurate prediction of pll jitter in-
(CICC), October 2004.

[9] M. Althoff. Reachability analysis and its application to the safety assess-


reachability analysis and continuization. In IEEE Int. Conf. of Computer-
aided-design (ICCAD), 2011.

In HSCC’05 Proceedings of the 8th international conference on Hybrid Sys-

niques for capturing amplitude variations and injection locking. In IEEE
Int. Conf. of Computer-aided-design (ICCAD), 2004.

of mutually coupled oscillators using nonlinear phase macromodels.
28(1456-1466), October 2009.

MPT 2.6.3 is available at http://control.ee.ethz.ch/~mpt/.

TABLE I

PERFORMANCE OF REACHABILITY ANALYSIS FOR PLL WITH LC
OSCILLATORS

<table>
<thead>
<tr>
<th>Oscillator</th>
<th>Iter.</th>
<th>Time(s)</th>
<th>Init. State ($\Phi_{ref}$)</th>
<th>Final State ($\Phi_{ref} - \Phi_{act}$/2$\pi$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>case A</td>
<td>1</td>
<td>202.99</td>
<td>[4.82, 4.98]</td>
<td>[-0.18, 0.21]</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>69.98</td>
<td>[4.82, 4.89]</td>
<td>[-0.07, 0.10]</td>
</tr>
<tr>
<td>case B</td>
<td>1</td>
<td>187.95</td>
<td>[2.90, 3.10]</td>
<td>[-0.22, 0.26]</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>74.68</td>
<td>[2.90, 2.96]</td>
<td>[-0.06, 0.09]</td>
</tr>
</tbody>
</table>