<table>
<thead>
<tr>
<th>Title</th>
<th>Fully printed electronics on flexible substrates: high gain amplifiers and DAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Chang, Joseph Sylvester; Zhang, Xi; Ge, Tong; Zhou, Jia</td>
</tr>
<tr>
<td>Date</td>
<td>2014</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/19315">http://hdl.handle.net/10220/19315</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2014 Elsevier. This is the author created version of a work that has been peer reviewed and accepted for publication by Organic Electronics, Elsevier. It incorporates referee’s comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: [<a href="http://dx.doi.org/10.1016/j.orgel.2013.12.027">http://dx.doi.org/10.1016/j.orgel.2013.12.027</a>].</td>
</tr>
</tbody>
</table>
Fully Printed Electronics on Flexible Substrates: high gain amplifiers and DAC

Joseph Chang, Xi Zhang, Tong Ge, and Jia Zhou

Nanyang Technological University
Email: {ejschang, zhan0331, getong, zhoujia}@ntu.edu.sg

Abstract

We propose a novel simple Fully-Additive printing process, involving only depositions, for realizing printed electronics circuits/systems on flexible plastic films. This process is Green (non-corrosive chemicals), On-Demand (quick-to-print), Scalable (large-format printing) and Low-Cost vis-à-vis Subtractive printing, a complex deposition-cum-etching process that otherwise requires expensive/sophisticated specialized IC-like facilities and is Un-Green, Not-On-Demand, Un-scalable and High-Cost. The proposed Fully-Additive process features printed transistors with high (~1.5cm²/Vs) semiconductor carrier-mobility, ~3x higher than competing state-of-the-art Fully-Additive processes and comparable to Subtractive processes. Furthermore, passive elements including capacitors, resistors, and inductors, and two metal-interconnect layers are likewise Fully-Additive printed – to our knowledge, to-date the only Fully-Additive process capable of realizing complex circuits/systems on flexible plastic films.

Several analog and mixed-signal circuits are demonstrated, including proposed and conventional differential amplifiers, and a charge-redistribution 4-bit digital-to-analog converter (DAC). The proposed amplifier embodies a novel positive-cum-negative feedback to simultaneously significantly improve the gain and reduce susceptibility to process variations. To improve the speed and reduce the area of the DAC, the parasitic capacitors therein are exploited. The Fully-Additive proposed amplifier and DAC are benchmarked against reported realizations (all Subtractive-based processes), and are shown to be highly competitive despite its realization based on the simple low-cost proposed Fully-Additive process.

Keywords – Printed electronics, organic electronics, amplifier, digital-to-analog converter
1. Introduction

The printing technologies for printed electronics can in general be classified as either ‘Subtractive’ or ‘Additive’ processes. Subtractive-based processes, including Laser Ablation [1] and Photolithography [2], are presently dominant, and largely resembles and leverages on present-day conventional silicon-based processing, involving a series of additive (deposition) and subtractive (etching, lift-off, etc.) steps. The primary shortcoming of this process is the complexity of the steps thereof – they involve highly specialized processing (and associated expensive/sophisticated equipment and infrastructure), including the use of corrosive chemicals for the subtractive steps. Not unexpectedly, the ensuing Subtractive-based printed electronics is un-green (use of corrosive chemicals), not-on-demand, un-scalable (printing sizes are limited to wafer-size due to the specialized equipment, e.g. 200mm and 300mm), and high-cost (including high wastage of chemicals, in part due to etching/lift-off, etc.). In this sense, Subtractive-based printed electronics somewhat contravene the often-touted merits of printed electronics: green, on-demand, scalable and low-cost.

At this juncture, several Fully-Additive processes have been reported [3-13], where the steps strictly involve depositions only (without etching or lift-off) – each printed layer is deposited on layer-upon-layer to realize transistors, passive components (resistors, capacitors and inductors) and interconnections thereto. It is instructive to note that the denotation ‘Fully-Additive’ used herein explicitly stipulates that all processing steps in the process are strictly depositions. There is somewhat a misnomer to the denotation ‘Additive’ because several reported processes e.g. [1] were inadvertently deemed ‘Additive’ when some of the printing steps therein are subtractive. Not unexpectedly, in these processes, some of the same aforesaid shortcomings of Subtractive-based processes apply. Reported hitherto Fully-Additive-based printed electronics are uncompetitive when compared to their Subtractive-based counterparts due their low printed
semiconductor carrier-mobility, thereby further and severely limiting the ensuing applications to even lower speed.

In this paper, we propose a Fully-Additive printing process that circumvents the aforesaid shortcomings of state-of-the-art Fully-Additive processes, rendering the ensuing Fully-Additive printed circuits/systems competitive to Subtractive-based processes in terms of carrier-mobility and the ability to print complex circuits/systems including transistors, passive components (capacitors, resistors and inductors) and two metal-interconnect layers on flexible substrates (such as plastic films, e.g. polycarbonate film [14]). Hence, the ensuing printed electronics from the proposed Fully-Additive printing process feature the aforesaid often-touted merits of printed electronics. The proposed process features the ability of realizing complex circuits/systems on flexible plastic films – hence highly competitive to the substantially more complex and expensive Subtractive-based processes. The printing herein is a screen printing process similar to that ubiquitously used for printing multiple-colored prints on tee-shirts, and the equipment and facilities used are largely the same (save the chemicals and curing steps) – low-cost and unsophisticated. The proposed Fully-Additive printing process features high semiconductor carrier-mobility (~1.5cm²/Vs, which is ~3x higher than state-of-the-art; see Table II later) and capable of printing passive components (capacitors, resistors and inductors), and two metal-interconnect layers. The range of the values of the printed capacitors, resistors and inductors are large: respectively 224pF/cm² to 1.1nF/cm², 3.3kΩ/□ to 800kΩ/□ and 1µH to 8µH with quality factor $Q$ of 2; $Q$ of 2 is sufficient for many applications, including RFID. These large ranges are desirable for sake of generality for the efficacious design and realization of analog and mixed-signal circuits/systems.

On the basis of the proposed Fully-Additive screen printing process, three fundamental analog (a proposed and two conventional differential amplifiers) circuits and a mixed-signal (4-bit digital-to-analog converter (DAC)) circuit are demonstrated. Of specific interest in terms of
circuit design, we propose to employ a novel positive-cum-negative feedback for the proposed amplifier to simultaneously improve the gain (>14dB higher than the conventional Fully-Additive three-stage amplifier of equivalent hardware and printed area), and mitigate the effects of process variations (reduced to 5% of the Fully-Additive conventional amplifiers). The 4-bit DAC, on the other hand, is competitive to the state-of-the-art Subtractive-based DAC (realized on plastic film) in terms of supply voltage and resolution; speed would also be competitive if the channel length is scaled accordingly. Overall, we show that despite our analog and mixed-signal circuits realized by means of a Fully-Additive process, they are highly competitive when compared to reported circuit counterparts based on the substantially more complex and expensive Subtractive-based processes.

2. Fully-Additive Printing Technology

The overall spirit of the proposed screen printing process is low-cost and simplicity (including processing steps, chemicals used, and the associated equipment (and infrastructure)), yet high performance (in terms of high carrier-mobility, capability to print complete circuits/systems on plastic films, and in terms of ensuing circuits/systems parameters) when compared to the substantially more expensive and complex state-of-the-art Subtractive-based processes.

The adopted structure of the printed transistor is the conventional bottom-gate-bottom-contact structure [15] depicted in the top left of Fig. 1(a). The materials/chemicals are readily available, and process is low temperature, <120°C. The associated equipment and infrastructure are also simple, including a screen printer, an ultra violet (UV) light source and a slot die coater. The proposed printing method encompassing the printing of Layers 0-5 is summarized in Table I below.
The typical input-output and output characteristics of our printed $p$-type transistor are depicted in Fig. 2. The Fully-Additive printed transistor has a carrier mobility of $\sim 1.5 \text{cm}^2/\text{Vs}$ with a standard derivation of $4.56\%$, threshold voltage ($V_{th}$) = 0V, and $I_{on}/I_{off}$ ratio = $10^5$. This carrier-mobility is very significantly increased from $\sim 0.03 \text{cm}^2/\text{Vs}$ (reported screen printing methods [1]), and the highest carrier-mobility of all Fully-Additive processes to-date, see table II. The high $I_{on}/I_{off}$ ratio is desirable for realizing robust digital circuits/systems [16-19].

To circumvent the severe low carrier-mobility problem, we propose two innovations. The first innovation involves modifying the electrode-semiconductor interface. In our process, silver is used as the electrode material largely because screen-printable silver paste is readily available and its electrical and thermal conductivities are high. However, a major drawback of silver is its low work function, $\Phi_{Ag} = 4.7 \text{eV}$. Specifically, as the HOMO (highest occupied molecule orbital) of TIPS-Pentacene ($\Phi_{TIPS\text{-}PEN} = 5.28 \text{eV}$) is relatively high and $\Phi_{Ag}$ relatively low, the overall work function is poorly matched, resulting in high injection barrier, hence low carrier-mobility. To mitigate this mismatch, we propose [14] to increase the silver work function by immersing the printed drain and source into PFBT (Pentafluorobenzenethiol) solution. This PFBT treatment increases the silver work function from $\Phi_{Ag} = 4.7 \text{eV}$ to $\Phi_{Ag} = 5.35 \text{eV}$, a level in the vicinity of $\Phi_{TIPS\text{-}PEN}$.

The second innovation involves a proposed printing step for the semiconductor. Specifically, we propose the use of the slot die coater [14] instead of the reported inkjet [3, 7, 8], spin coating [5], drop casting [11], etc. to print the TIPS-Pentacene semiconductor layer. It is interesting to note that although slot die coating is commonly used for printing the active materials for solar cells, to our knowledge, this is the first application for printed transistors [14]. The advantage of using a slot die coater is that the crystal formation of the TIPS-Pentacene is well controlled by the coating direction so that the crystal grain boundaries are decreased, thereby facilitating the flow of electrons between the source and drain of the transistor.
Passive elements (resistors, capacitors and inductors) can likewise be Fully-Additive printed, and all circuit elements interconnected by at least two metal-interconnect layers. In the case of resistors, we use a blend of high (Dupont 5036 [20]) and low (Dupont 7082 [20]) resistivity materials to obtain a reasonably large range of printed resistor resistivities. By means of this composition blending, the ensuing resistivities of the printed resistors range from $3.3k\Omega/\square$ to $800k\Omega/\square$.

In the case of capacitors, a large range of capacitances is likewise desirable. To obtain this, we employ a multiple dielectric-layer structure, similar to the double MIM-cap in silicon processes [21]. Fig. 3 depicts the cross-section of a Fully-Additive triple dielectric-layer (four metal layers) printed capacitor. Depending on the number of dielectric layers, the capacitance ranges from $224pF/cm^2$ (for single dielectric-layer) to $1.1nF/cm^2$ (for quintuple dielectric-layer).

In the case of Fully-Additive inductors, the inductance ranges from $1\mu H$ to $8\mu H$ with $Q = 2$ at $10MHz$. Although the $Q$ factor is relatively low, the printed inductor is nevertheless sufficient for many applications, including the $13.56MHz$ RFID.

3. Fully-Additive Printed Analog and Mixed-Signal Circuits

In this section, several printed analog and mixed-signal circuits based on the proposed Fully-Additive process are demonstrated, including a proposed and two conventional differential amplifiers, and a DAC.

3.1 Fully-Additive printed differential amplifiers

The general desirable attributes of an amplifier include high gain and high gain-bandwidth. In the context of printed electronics, amplifier designs are challenging because of the low semiconductor carrier-mobility ($>10^3x$ lower than silicon), absence of $n$-type transistors (particularly for Fully-Additive processes and in most Subtractive-based processes), and high...
process variations; due to the absence of \( n \)-type transistors, established gain-boosting methods such as cascode topologies used in silicon-based designs are inapplicable here. Several reported gain boosting methods [22-24] in printed electronics employ zero-\( V_{GS} \) connected transistors (transistors in the cut-off region) as the active load. From a practical printed electronics perspective, this practice is avoided here because of the ensuing high sensitivity of the amplifier parameters (including gain and output common-mode voltage, etc.) to process variations – a serious drawback. This is because the impedance of zero-\( V_{GS} \) connected transistors is very sensitive to process variations, largely due to poor matching. Thus diode-connected transistors are preferred to serve as the active load to overcome the process variations although the gain is degraded. Fig. 4 depicts the schematic, microphotograph, measured and simulated characteristics of a diode load inverter at supply voltage of 60V, the maximum gain is ~9dB.

To circumvent these challenges and drawback, we propose a differential amplifier embodying a novel positive-cum-negative feedback path. The positive feedback path serves to significantly increase the gain whilst the negative feedback path reduces the output common-mode sensitivity of the amplifier. It is interesting to note that positive feedback is usually avoided in silicon-based amplifier designs due to the increased possibility of instability. However, positive feedback herein is appropriate due to the low (relative to silicon) carrier-mobility (hence low gain) where the possibility of instability is virtually negligible.

Figs. 5(a)-(c) respectively depict the schematic of the proposed single-stage, conventional single-stage and the conventional three-stage differential amplifiers. The microphotograph of the proposed and conventional single-stage differential amplifiers printed based on the proposed Fully-Additive process is depicted in Figs. 5(d) and (e) respectively, and the layout of the conventional three-stage amplifier is depicted in Fig. 5(f). From Figs. 5(a)-(f), it can be seen that the conventional single-stage amplifier is the hardware simplest and as expected, its ensuing printed area (2.75cm x 3.5cm) is the smallest. On the other hand, the hardware complexity (in
terms of transistor count) and printed area of the proposed single-stage and the conventional three-stage amplifiers are approximately the same: 12 transistors on 3.25cm x 4.25cm and 13 transistors on 3.25cm x 5cm for the proposed single-stage and conventional three-stage amplifiers respectively; their performance is however markedly different, see below.

On the basis of measurements and simulations on the printed proposed and conventional single-stage amplifiers and of simulations on the conventional three-stage amplifier, Figs. 6(a), (b) and (c) respectively depict their time-domain responses, frequency responses, and output common-mode variations due to threshold voltage (process) variations. As the simulations and measured plots in Figs. 6(a) and (b) agree well, our derived SPICE models (for sake of brevity, not described herein) for our Fully-Additive printed transistors are precise.

The proposed amplifier features two advantages over the conventional designs, particularly the exploitation of simultaneous positive-cum-negative feedback therein. First, from Figs. 6(a) and (b), the gain of the proposed amplifier is ~27dB, and is significantly higher than that of the conventional three-stage and single-stage amplifiers, whose gain is ~13dB and ~8dB respectively. With respect to the conventional three-stage amplifier, this significantly higher gain is obtained largely without compromising the gain-bandwidth and without incurring hardware or printed area penalty. The functionality of the transistors in the proposed design in Fig. 5(a) is as follows.

Two differential pairs with diode-connected load configuration are employed, comprising $M_7, M_1, M_4, M_6$ forming one pair, and $M_8, M_2, M_3$, and $M_5$ forming the second pair. $M_7, M_8$ are current biasing transistors, $M_1, M_4, M_2, M_3$ are input transistors, and $M_5, M_6$ are diode-connected load transistors of $M_3$ and $M_4$, respectively. The output of each differential pair (source of $M_5$ and $M_6$) is fed back to the current biasing transistor ($M_7$ and $M_8$) of another pair through a voltage level shifter ($M_9, M_{11}$ and $M_{10}, M_{12}$, respectively). The gain of the proposed amplifier $A_V$ can be easily derived as:
where \( g_{m1} \), \( g_{m5} \), and \( g_{m8} \) are respectively the transconductance of \( M_1 \), \( M_5 \) and \( M_8 \).

Second, the application of negative feedback reduces the output common-mode voltage sensitivity of the amplifier to the process variations. For instance, when the output common-mode voltage (\( V_{out1} \) and \( V_{out2} \)) increases due to process variations (e.g. threshold voltage variations), the source voltage of \( M_9 \) and \( M_{10} \) (the gate voltage of \( M_7 \) and \( M_8 \)) also increases, thereby reducing the current in \( M_7 \) and \( M_8 \) and consequently, reducing \( V_{out1} \) and \( V_{out2} \). Conversely, when \( V_{out1} \) and \( V_{out2} \) reduce due to process variations, the negative feedback will pull up \( V_{out1} \) and \( V_{out2} \). On the basis of simulations, Fig. 6(c) compares the output common-mode variations as a function of threshold voltage variations of the proposed and conventional signal-stage, and conventional three-stage amplifiers. It is apparent here that as a consequence of the embodiment of negative feedback, the output common-mode sensitivity to process variations of the proposed amplifier is significantly improved compared to the conventional amplifiers. As a case in point, for 5V threshold voltage variation, the output common-mode variation for the proposed amplifier is a mere 0.3V vis-à-vis 5.6V and 6.5V respectively for the conventional single-stage and three-stage amplifiers, equivalent to a significantly reduced 5% thereof.

To put the attributes of the proposed amplifier design in perspective, Table III benchmarks the proposed amplifier (Fully-Additive process) against reported state-of-the-art differential amplifiers (all based on Subtractive processes) on flexible substrates; note that amplifiers based on Fully-Additive process are not included as to the best of our knowledge, they are hitherto unreported. It is apparent from this table that the proposed amplifier features a high gain despite its realization based on the proposed simple low-cost Fully-Additive process. Further, the reported relatively high gain amplifiers [22-24] are based on zero-\( V_{GS} \) connected load, which as
delineated earlier, are disadvantageous as they are very sensitive to process variations. Nevertheless, although the bandwidth of the proposed amplifier is somewhat modest due to the low-cost ‘tee-shirt’ printing equipment, the proposed amplifier remains highly competitive for printed electronics.

3.2 Fully-Additive printed Digital to Analog Converter

We further demonstrate the feasibility of realizing a Fully-Additive printed mixed-signal circuit, embodying both analog and digital circuits, passive elements (capacitors) and two metal-interconnect layers. Fig. 7(a) and (b) respectively depict the schematic and microphotograph of the 4-bit DAC whose architecture is based on the well-established binary-weighted charge-redistribution architecture. This architecture is chosen for its hardware simplicity (low transistor count) and independence of transistor matching (instead, capacitor-matching dependent); note that the matching of printed capacitors is more precise than printed transistors.

There are two major design challenges in the DAC design. First, the low operation speed due to the low semiconductor carrier-mobility, and second, the large parasitic capacitance associated with the printing process, particularly when the capacitors is a single-dielectric layer capacitor; for sake of printing simplicity, we adopt the single-dielectric layer capacitor here. In this case, the specific capacitance (capacitance per unit area) of $C_1$-$C_4$ in Fig. 7(a) and the parasitic capacitance of printed transistors and that due to the overlap of the top and bottom interconnections is largely the same. In this first realization, the binary weighted capacitors are realized simply by scaling their sizes herein; scaling by means of multiple unit-sized capacitors will be described in a separate paper.

To mitigate these two design challenges, we propose to exploit some of parasitic capacitors so that the capacitors used herein are minimal. Specifically, the three parasitic capacitors
between Buffer and Gnd nodes, as depicted in Fig. 7(b), are exploited to collectively function as $C_5$ in Fig. 7(a). The other capacitors ($C_1$-$C_4$) are thereafter scaled in size accordingly. In this fashion, the ‘free’ (parasitic) capacitances are not only exploited but define the minimum capacitance for the binary-weighted capacitor array; the ‘usual’ alternative is a deliberate $C_5$ which would otherwise need to be scaled to be much larger than the parasitics, thereby resulting in a substantially larger overall capacitor array. As the consequent capacitors in the DAC are now relatively small, the required printed area is reduced and speed of the DAC improved. For completeness, note that the drawbacks nevertheless are the larger clock feedthrough (due to the large parasitic capacitors of the transistor switches, $M_1$-$M_8$ and $Inv_1$-$Inv_4$), a small DC offset and gain error (due to the parasitic capacitor of the reset transistor, $M_{reset}$). These drawbacks are, nevertheless, inconsequential as the clock feedthrough has little effect on the steady-state output and the DC offset and gain error can be easily compensated by the subsequent blocks in the system embodying the DAC.

Fig. 8(a) depicts the measured output time domain waveform when the input sequentially increases from 0000 to 1111. Fig. 8(b) depicts the measured transfer function characteristics, and the Differential (DNL) and Integral Non-Linealities (INL) for 5Hz, 100Hz and 300Hz sampling rate. The DNL and INL for 5Hz, 100Hz and 300Hz is -0.8LSB (Least Significant Bit) and 0.4LSB; 0.6LSB and -1.0LSB; and 0.8LSB and 0.9LSB respectively.

To put the attributes of the proposed DAC in perspective, Table IV benchmarks the proposed DAC based on the proposed Fully-Additive process (to our knowledge, the only DAC that is Fully-Additive printed) against the reported DAC on flexible substrates (based on Subtractive process); only one DAC on a flexible substrate (others are on glass and are hence not benchmarked here) has thus far been reported. A comparison against the reported DAC shows that our proposed DAC is competitive in terms of resolution and supply voltage, but
disadvantages in terms of speed. This disadvantage is largely due to the large channel length, a consequence of the imprecise registration (alignment between masks) and the low-cost ‘tee-shirt’ equipment.

4. Conclusions

A printing process, embodying simple depositions-only processing steps, for realizing printed electronics circuits/systems on flexible substrates has been proposed. Specifically, the process is Fully-Additive (vis-à-vis Subtractive-based processes embodying complex deposition-cum-etching steps) – green, on-demand and low-cost. This process is not only uniquely capable of printing the semiconductor of transistors with high carrier-mobility (~1.5cm²/Vs, equivalent to 3x higher than reported Fully-Additive processes, and comparable to Subtractive-based process), but unique amongst Fully-Additive process because of its capability to print passive elements (capacitors, resistors and inductors) and two metal-interconnect layers, hence complete circuits/systems on flexible substrates. By means of the proposed Fully-Additive process, several analog and mixed-signal circuits have been demonstrated, including proposed and conventional single-stage differential amplifiers, conventional three-stage differential amplifier and a DAC. By means of a novel positive-cum-negative feedback path, the proposed amplifier has been shown to feature significantly higher gain and significantly lower susceptibility to process variations compared to conventional amplifiers realized using the same Fully-Additive process, and highly competitive to amplifiers realized using Subtractive processes. The performance of the DAC has also been shown to be highly competitive.
REFERENCES


Figure 1
Click here to download high resolution image

![Diagram of electronic components](image-url)

**a** Transistor  Interconnections  Resistor  Capacitor  Inductor

Flexible Substrate

**b** Transistors  Resistors  Capacitors  Inductors  $5\text{mm}$
Figure 3
Click here to download high resolution image

[Diagram of a flexible substrate with layers labeled as Electrode A, Dielectric, Electrode B, Dielectric, Electrode A, Dielectric, Electrode B. The image shows layers labeled flexible substrate and a scale of 50μm.]
Figure 7
Figure 8
Figure Caption List

Fig. 1: (a) Cross section of printed transistor, interconnections, resistor, capacitor and inductor, and (b) their microphotographs

Fig. 2: Transfer and output characteristics of proposed Fully-Additive printed transistors

Fig. 3: Cross section view of a Fully-Additive triple dielectric-layer capacitor

Fig. 4: (a) Schematic of the diode load inverter; (b) Microphotograph of the diode load inverter; (c) Measured and simulated characteristics of the diode load inverter

Fig. 5: (a) Schematic of the proposed and conventional differential amplifiers; (d) and (e) Microphotographs of the proposed and conventional amplifiers; (f) Layout of conventional three-stage amplifier;

Fig. 6: (a) Measured and simulated input and output waveforms; (b) Frequency responses; and (c) Simulated output common-mode voltage variations due to threshold voltage variations

Fig. 7: (a) Schematic and (b) microphotograph of the Fully-Additive printed 4-bit DAC

Fig. 8: The measured (a) time domain response, (b) transfer characteristics, (c) DNL and (d) INL
**Table I: Proposed Fully-Additive printing process**

<table>
<thead>
<tr>
<th>Layers</th>
<th>Materials</th>
<th>Printing Procedure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer 0: Substrate (flexible plastic film)</td>
<td>Polycarbonate</td>
<td>Clean the substrate to remove contaminants</td>
</tr>
<tr>
<td>Layer 1: Gate, bottom electrode of capacitors, inductor</td>
<td>Silver</td>
<td>With the First stainless screen mask (400 mesh count), print the pattern of Layer 1, and then cure in an oven at 120°C for 10min</td>
</tr>
<tr>
<td>Layer 2: Dielectric of transistors and capacitors, isolation between top and bottom interconnections</td>
<td>Dupont 5018 [20]</td>
<td>With the Second stainless screen mask (400 mesh count), print the pattern of Layer 1, and then cure in the UV light with speed of 5ft/min at the power of 350W/inch²</td>
</tr>
<tr>
<td>Layer 3: Resistor</td>
<td>Dupont 5036 [20], Dupont 7082 [20]</td>
<td>With the Third stainless screen mask (200 mesh count), print the pattern of Layer 3, and then cure in an oven at 120°C for 10min</td>
</tr>
<tr>
<td>Layer 4: Drain, source, top electrode of capacitors, vias, interconnections</td>
<td>Silver</td>
<td>With the Fourth stainless screen mask (325 mesh count), print the pattern of Layer 4, and then cure in an oven at 120°C for 10min Immerse into the PFBT (Pentafluorobenzenethiol) solution for 1 hour</td>
</tr>
<tr>
<td>Layer 5: Semiconductor</td>
<td>TIPS-Pentacene</td>
<td>Coat Layer 5 using the slot die coater with speed of 0.1mm/s and then cure in an hotplate for 30min at 90°C</td>
</tr>
</tbody>
</table>
**Table II**: Comparison of Fully-Additive printing processes on flexible substrates

<table>
<thead>
<tr>
<th>Channel Length (μm)</th>
<th>Printing Technology</th>
<th>Mobility (cm²/Vs)</th>
<th>$V_{th}$ (V)</th>
<th>Circuits</th>
<th>$V_{DD}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work 100</td>
<td>Screen printing and slot die coating</td>
<td>1.5</td>
<td>0</td>
<td>Diff amps and DAC</td>
<td>60</td>
</tr>
<tr>
<td>[3] 50</td>
<td>Inkjet printing</td>
<td>0.02</td>
<td>-1.2</td>
<td>Inverter</td>
<td>60</td>
</tr>
<tr>
<td>[4] 70</td>
<td>Flexography and gravure printing</td>
<td>$p$: 0.0039, $n$: 0.0029</td>
<td>$p$: -1.5, $n$: -1</td>
<td>Ring oscillator</td>
<td>100</td>
</tr>
<tr>
<td>[5] 140</td>
<td>Inkjet, drop casting and evaporation</td>
<td>$p$: 0.0078, $n$: 0.0037</td>
<td>N.A.</td>
<td>-</td>
<td>80</td>
</tr>
<tr>
<td>[6] 50</td>
<td>Aerosol jet printing</td>
<td>N.A.</td>
<td>0.25</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>[8] 20</td>
<td>Inkjet printing</td>
<td>0.053</td>
<td>-7.8</td>
<td>-</td>
<td>60</td>
</tr>
<tr>
<td>[9] 12.6</td>
<td>Gravure and flexography with PDMS stamp</td>
<td>0.1</td>
<td>-3.54</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>[10] N.A.</td>
<td>Inkjet printing</td>
<td>0.45</td>
<td>10.5</td>
<td>-</td>
<td>60</td>
</tr>
<tr>
<td>[11] 5</td>
<td>Inkjet printing and spin coating</td>
<td>0.25</td>
<td>1.3</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>[12] 200</td>
<td>Gravure printing</td>
<td>0.03</td>
<td>-3</td>
<td>1-bit RFID tag</td>
<td>10</td>
</tr>
<tr>
<td>[13] 100</td>
<td>Flexography and gravure printing</td>
<td>0.004</td>
<td>N.A</td>
<td>Ring oscillator</td>
<td>60</td>
</tr>
</tbody>
</table>
Table III: Benchmarking printed differential amplifiers on flexible substrates

<table>
<thead>
<tr>
<th></th>
<th>Printing Technology</th>
<th>Channel Length (μm)</th>
<th>Load Configuration</th>
<th>Gain (dB)</th>
<th>Bandwidth (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>Fully-Additive Process</td>
<td>Screen printing and slot die coating</td>
<td>100</td>
<td>Diode connected</td>
<td>27</td>
</tr>
<tr>
<td>[1]</td>
<td>Laser ablation and screen printing</td>
<td>20</td>
<td>Complementary configuration</td>
<td>22.4</td>
<td>1025</td>
</tr>
<tr>
<td>[22]</td>
<td>Photolithography and vacuum evaporation</td>
<td>10</td>
<td>Zero-$V_{GS}$ connected</td>
<td>18.6</td>
<td>N.A.</td>
</tr>
<tr>
<td>[23]</td>
<td>Photolithography and vacuum evaporation</td>
<td>5</td>
<td>Bootstrapped zero-$V_{GS}$ connected</td>
<td>18</td>
<td>600</td>
</tr>
<tr>
<td>[24]</td>
<td>Photolithography and vacuum evaporation</td>
<td>5</td>
<td>Zero-$V_{GS}$ connected</td>
<td>23.5</td>
<td>7.5</td>
</tr>
<tr>
<td>[25]</td>
<td>Photolithography and vacuum evaporation</td>
<td>5</td>
<td>Diode connected</td>
<td>10</td>
<td>1400</td>
</tr>
<tr>
<td>[26]</td>
<td>Laser ablation and screen printing</td>
<td>20</td>
<td>Complementary configuration</td>
<td>50</td>
<td>75</td>
</tr>
</tbody>
</table>
Table IV: Benchmarking printed DACs on flexible substrate

<table>
<thead>
<tr>
<th></th>
<th>Printing Technology</th>
<th>Channel Length (μm)</th>
<th>Resolution (Bits)</th>
<th>$V_{DD}$ (V)</th>
<th>Speed (S/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>Fully-Additive Process</td>
<td>100</td>
<td>4</td>
<td>30</td>
<td>300</td>
</tr>
<tr>
<td>[27]</td>
<td>Subtractive Process</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8.4k+</td>
</tr>
</tbody>
</table>

*unspecified in [27], estimated based on the reference [28] by the same authors