<table>
<thead>
<tr>
<th>Title</th>
<th>Robust electromigration reliability through engineering optimization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Ng, Wee Loon; Tee, Kheng Chok; Liu, Junfeng; Ee, Yong Chiang; Aubel, Oliver; Tan, Chuan Seng; Pey, Kin Leong</td>
</tr>
<tr>
<td>Date</td>
<td>2014</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/24506">http://hdl.handle.net/10220/24506</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2014 Elsevier Ltd. This is the author created version of a work that has been peer reviewed and accepted for publication by Microelectronics Reliability, Elsevier Ltd. It incorporates referee's comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: [Article DOI: <a href="http://dx.doi.org/10.1016/j.microrel.2014.07.096">http://dx.doi.org/10.1016/j.microrel.2014.07.096</a>].</td>
</tr>
</tbody>
</table>
Robust Electromigration Reliability Through Engineering Optimization

Wee Loon Ng\textsuperscript{a,b}, Kheng Chok Tee\textsuperscript{a}, Junfeng Liu\textsuperscript{a}, Yong Chiang Ee\textsuperscript{a}, Oliver Aubel\textsuperscript{a}, Chuan Seng Tan\textsuperscript{b} and Kin Leong Pey\textsuperscript{c}

\textsuperscript{a} GLOBALFOUNDRIES Singapore Pte Ltd
\textsuperscript{b} Nanyang Technological University, Singapore
\textsuperscript{c} Singapore University of Technology and Design, Singapore

Abstract

With complex process integration approach and severe fabrication limitations caused by introduction of new materials and diminishing process margins, there are mounting concerns with the increased failure rate at the early life cycle (e.g. <1 year operation) of product application known as infant mortality failures. A paradigm change in reliability qualification methodology aim at understanding the impact of variation on reliability is required to ensure reliability robustness. Using Electromigration (EM) as an example, this paper described a methodology where the impact of process variation on reliability is studied. A model that predicts the impact of process variation on EM sigma is also proposed which enables variation and its impact on reliability to be quantified. Using this methodology, the critical process parameters impacting reliability could be identified and controlled to ensure reliability robustness.

Wee Loon Ng
WeeLoon.NG@globalfoundries.com
Tel: +65 6670 1604; Fax: +65 6670 0433
1. Introduction

To sustain Moore’s Law, the continuous scaling of integrated circuitry has resulted in very stringent requirements in the manufacturability and variation control capability of the fabrication tools. In advance technology, manufacturers have been working below a robust manufacturing level resulting in severe process and reliability marginality issue especially during mass production phase. Thus, a paradigm change in reliability qualification methodology aim to establish a good linkage process variation and product ramp up is required to ensure reliability robustness. An innovative Design-For-Reliability (DFR) methodology was previously proposed [1], using engineering optimization.

2. Methodology & Test Structure

In order to study process variation and its impact on reliability in the early stage of technology development, test structures with build-in variation are tested using fast Wafer Level Reliability (fWLR) methods. The DFR test structures are designed with the objective of simulating process variation and its impact on the reliability margin, as described in the previous report [1].

3. Experimental Results

Results collected from the DFR test structures are analyzed with reference to the nominal test structure for Electromigration (EM) reliability degradation mechanism.

3.1. Build-in Variation on Via

The first set of design aims to simulate variation in the Via lithography and etch process. With a Via misalignments varying by up to 30nm and Via critical dimension (CD) varying by up to ±25%, the impact of lithography overlay variation on the subsequent etch profile and the corresponding impacts to EM performance, namely Time-To-Failure (TTF) are studied and modeled as shown in Figure 1 and Figure 2 respectively. For direction notation, X-direction is perpendicular to the metal line; while Y-direction is along the metal line.

The Via CD variation is modulating the current crowding effect and thus the EM downstream performance. Similar behavior was observed in the misalignment in X-direction. Physical analysis of the Via misalignment as shown in Figure 3 provide the physical evidence of the current density modulation due to Via variation, as shown in Figure 1.

For Via misalignment in the Y-direction, the variation modulated the line end extension of the metal interconnects. Work done by Christine S. Hau-Riege et al [2] suggest that the larger the reservoir at
the cathode, the better the EM performance. The increase in EM lifetime in negative Y direction can be explained by the reservoir effect, which affects the void formation and growth. Variation in positive direction merely modulated the current crowding.

3.2. Build-in Variation on Metal alignment

Using a similar method used in the study of Via variation, the impact of variation in metal CD and trench depth is investigated. The result is similar to the finding on Via CD variation.

4. Process Variation EM Model

Using the method that correlate the impact of Via and metal variation to the normalized EM downstream performance. The EM downstream lifetime distribution sigma due to process variation can be derived as illustrated in equation (1).

For V1 misalignment in the –ve Y-direction:

\[
\frac{TTF_{\text{V1 misalign}}}{TTF_{\text{Nominal}}} = \text{VCD}^{0.72} \times \text{MCD}^{6.7} \times \text{MT}^{12.9} \times \text{VMA}_{X}^{0.98} \times \exp(-1.51 \times \text{VMA}_{Y})
\]

(1)

Where VCD, MCD, MT are normalized V1CD, M1 CD, M1 trench variations respectively.

\[
\text{VMA}_{X} = \frac{\text{V1 misalignment}_{X}}{\text{Nominal} \ M1 \ CD}
\]

\[
\text{VMA}_{Y} = \frac{(\text{Nominal} \ M1 \ CD - \text{V1 misalignment}_{X})}{\text{Nominal} \ M1 \ CD}
\]

Figure 3 shows the normalized EM downstream TTF predicted from inline process parameters while Figure 5 is the packaged level EM downstream TTF collected from the same die. Lot A is well controlled while Lot B is deliberately varied for this study. By subtracting the process variation sigma from the packaged level EM sigma, the true intrinsic EM sigma can be predicted. This method also enables the impact of various inline parameters variation on EM sigma to be quantified as illustrated in Figure 6.

5. Conclusion

In this paper, we presented a methodology where the impact of process variation on reliability mechanism such as EM can be quantified. For application that required stringent reliability requirement (i.e. automotive etc.), this method enable the true intrinsic EM performance where process variation is minimal to be evaluated.

References