<table>
<thead>
<tr>
<th>Title</th>
<th>A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation (Published version)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Yeo, Kiat Seng; Lee, Heng Kah; Do, Manh Anh</td>
</tr>
<tr>
<td>Date</td>
<td>2001</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/4560">http://hdl.handle.net/10220/4560</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.</td>
</tr>
</tbody>
</table>
A High-Speed Twin-Capacitor BiNMOS (TC-BiNMOS) Logic Circuit for Single Battery Operation

Kiat-Seng Yeo, Heng-Kah Lee, Student Member, IEEE, and Manh-Anh Do

Abstract—This paper presents a novel BiNMOS logic gate specially designed for single battery operation (1.2–1.5 V). Through the use of two capacitors, in the pre-charge and bootstrapping cycles, the circuit achieves a high-speed and full-swing operation. Analytical expressions for the circuit were derived, and the main design considerations were addressed. Based on a 0.5 μm BiCMOS technology, HSPICE simulation results have proven the superiority of the new circuit over the CMOS, BFBiNMOS and BSsBiNMOS circuits in terms of speed and power consumption. The circuit also occupies the smallest area amongst the BiNMOS families. A 75-stage ring oscillator of the new circuit was fabricated using a 0.8 μm BiCMOS process, and the measured gate delay/stage is merely 1.32 ns at a supply voltage of 1.5 V and a load capacitance of 1 pF.

Index Terms—Circuit analysis and testing, fabrication, low-voltage digital BiNMOS design, simulation.

I. INTRODUCTION

O

II. CIRCUIT DESCRIPTION AND OPERATION

Fig. 1 shows the proposed twin-capacitor BiNMOS (TC-BiNMOS) inverter. It can be fabricated using a standard noncomplementary BiCMOS process. During the pull down or pre-charge cycle, when the input goes from low to high, MN3 turns on to discharge the output node. Once the output voltage is low, MP1 conducts and starts to charge up \( C_{\text{boot1}} \) to \( V_{DD} \). Concurrently, \( C_{\text{boot2}} \) is pre-charged to \( (V_{DD} - V_{TM(N1)}) \) through MN1 and MN2. For a 0.8 μm BiCMOS technology and a supply voltage of less than 1.5 V, the voltage at node \( b \) is less than \( V_{BE(on)} \), therefore \( Q1 \) remains off. During the pull-up cycle, when the input goes low, MP2 conducts and connects \( C_{\text{boot1}} \) and \( C_{\text{boot2}} \) in series. The initial charge stored separately in these capacitors will be redistributed, and hence the resultant voltage at the base of \( Q1 \) will go beyond \( V_{DD} \). Once \( Q1 \) turns on, it starts to charge up the output node. The positive feedback loop formed by \( Q1 \) and \( C_{\text{boot1}} \) speeds up the charging process. The output voltage is then equal to \( V_{DD} \). Two pre-charging mechanisms occur simultaneously during the pre-charge cycle. The first one pre-charges the voltage at node \( b \) to near \( V_{BE(on)} \) and hence shortens the turn-on time of \( Q1 \). The second one pre-charges the voltage at node \( a \) to \( V_{DD} \) and, when coupled with the first, enables the base voltage of \( Q1 \) to be boosted to a voltage higher than \( V_{DD} \) when MP2 turns on. Consequently, as illustrated in Fig. 2, the output voltage achieves a full swing in a very short time. Fig. 3(a)–(c) shows the equivalent circuit models during the pre-charge, at the beginning of and during the bootstrapping cycles respectively, where

\[
V_{EQ} = \left( C_{\text{boot1}} \left( V_{DD} - V_{TM(N1)} \right) + C_{\text{boot2}} V_{DD} \right) \times \frac{G_{\text{boot1}} + G_{\text{boot2}}}{G_{\text{boot1}} G_{\text{boot2}}},
\]

In the pre-charge cycle, let the initial charges stored in \( C_{\text{boot1}} \)
Fig. 1. The proposed twin-capacitor BiNMOS (TC-BiNMOS) inverter.

Fig. 2. The key voltage waveforms of the TC-BiNMOS inverter.

and \( C_{\text{boot}2} \) respectively be

\[
\begin{align*}
Q_1 &= C_{\text{boot}1}(V_{DD} - V_{T(MN1)}) \\
Q_2 &= C_{\text{boot}2}V_{DD}.
\end{align*}
\]  

(2) \hspace{2cm} (3)

At the beginning of the bootstrapping cycle, when MP2 conducts, the equivalent capacitance at node \( a \) is

\[
C_{EQ} = \frac{C_{\text{boot}1}C_{\text{boot}2}}{C_{\text{boot}1} + C_{\text{boot}2}}
\]  

(4)

and the voltage at node \( b \) due to the charge redistribution is given by

\[
V_b = V_{EQ} \times \frac{C_{EQ}}{C_{EQ} + C_X}
\]  

(5)

where \( C_X \) represents the parasitic capacitance at node \( b \) that includes the output load capacitance \( (C_L/\beta) \), source capacitance of MN1, and base–emitter and base–collector capacitances of Q1.
During the bootstrapping cycle, as illustrated in Fig. 3(c), when the output voltage rises from low to high, the voltage at node $a$ will rise even higher. This effect will, in turn, boost up the voltage at node $b$ to a level that is high enough to overcome the $V_{BE}$ barrier of $Q1$ and hence allows the output voltage to achieve a full swing.

### III. Design Consideration

#### A. Pre-Charge Voltage at Node $a$

The pre-charge voltage at node $a$ depends on the charging time $t_c$ of $C_{boot2}$. Assuming the circuit operates at a frequency $f$, which corresponds to a period $T$, with a fall time of $t_f$, and that $C_{boot2}$ starts to charge up once the output voltage drops to 0 V, then the allowable charging time is

$$t_{c_{\text{max}}} = \frac{1}{2} T - t_f.$$  

The charging current that flows into $C_{boot2}$ is

$$I = C_{boot2} \frac{dV_a}{dt}.$$  

Based on (7), the entire operation of charging the node $a$ from 0 to 0.9 $V_{DD}$ can be divided into two regions.
Fig. 7. Various two-input NAND gates (a) CMOS, (b) BFBiNMOS, (c) BSbInMOS and (d) TC-BiNMOS circuits.

Region 1: $0 \leq V_a \leq (1 - K)(V_{DD} - |V_{T(MP1)}|)$: MP1 operates in saturation mode, since it is a short-channel device, its current can be expressed as [10], [11]

$$I_{D1} = K_{v_{sat}} C_{OX} W (V_{DD} - |V_{T(MP1)}|)$$  \hspace{1cm} (8)

where

- $K$: short-channel effect factor;
- $v_{sat}$: carrier saturation velocity;
- $C_{OX}$: gate oxide capacitance;
- $W$: channel width of MP1.

Substituting (8) into (7), the charging time is found to be

$$t_{c1} = \left(1 - K\right) C_{boot2} \frac{1}{K_{v_{sat}} C_{OX} W}$$ \hspace{1cm} (9)

Region 2: $(1 - K)(V_{DD} - |V_{T(MP1)}|) < V_a \leq 0.9V_{DD}$: MP1 now operates in the linear region, and its drain current is given by [10], [11]

$$I_{D2} = \mu_{eff} C_{OX} W \frac{1}{L_{eff}} \times \frac{1}{1 + \frac{V_{DD} - V_a}{E_{C} L_{eff}}} \cdot \left(\frac{1}{2} V_{DD} - V_{T(MP1)} \right) \left(\frac{1}{2} V_{DD} \right)$$  \hspace{1cm} (10)

where

- $\mu_{eff}$: effective hole mobility;
- $L_{eff}$: effective channel length;
- $E_{C}$: critical electric field.

By solving (7) and (10), the charging time in this region is obtained

$$t_{c2} = \frac{C_{boot2}}{\mu_{eff} C_{OX} E_{C} W} \times \frac{1}{V_{DD} - |V_{T(MP1)}|} \times \left[ \frac{V_{DD}}{K_{v_{sat}} C_{OX} W} \ln \left(\frac{V_{DD}}{KV_{DD} + (1 - K)|V_{T(MP1)}|} + (2V_{DD} + E_{C} L_{eff} - 2|V_{T(MP1)}|) \frac{19V_{DD} - 20|V_{T(MP1)}|}{(20 - 10K)V_{DD} - (30 - 10K)|V_{T(MP1)}|} \right] \right].$$  \hspace{1cm} (11)

So, the total pre-charge time is

$$t_{c} = \frac{C_{boot2}}{C_{OX} W} \times \left\{ \begin{array}{l} 1 - K \frac{1}{K_{v_{sat}}} + \frac{1}{\mu_{eff} E_{C}} \times \frac{1}{V_{DD} - |V_{T(MP1)}|} \\
\left[ \frac{E_{C} L_{eff} \ln \left(\frac{V_{DD}}{KV_{DD} + (1 - K)|V_{T(MP1)}|} + (2V_{DD} + E_{C} L_{eff} - 2|V_{T(MP1)}|) \frac{19V_{DD} - 20|V_{T(MP1)}|}{(20 - 10K)V_{DD} - (30 - 10K)|V_{T(MP1)}|} \right] \right] \end{array} \right\}. $$  \hspace{1cm} (12)
From (12), it is obvious that the pre-charge time is proportional to $C_{\text{boot2}}$, and inversely proportional to $W$. In order to fully charge-up node $a$ to $V_{DD}$ within the allowable charging time, $C_{\text{boot2}}$ should have a small capacitance, and MP1 should have a large $W$. However, the area of and the power dissipated by MP1 are proportional to $W$. Similarly, a small $C_{\text{boot2}}$ would have charge leaking problem during the switching period, and as a result the circuit might not achieve a full swing.

**B. Pre-Charge Voltage at Node b**

The pre-charge voltage at node $b$ affects the circuit performance especially the power consumption and speed. The dependence of the pre-charge voltage on the supply voltage and the threshold voltage of MN1 is

$$V_{\text{pre}} = V_{DD} - V_{T(MN1)}.$$  \hspace{1cm} (13)

The static power consumed by the circuit is related to the static current flowing through Q1 during the pull-down cycle. The initial value of this current can be expressed as

$$I_{ST} = I_S \left( \exp \left[ \frac{V_{\text{pre}}}{V_{TH}} \right] - 1 \right)$$  \hspace{1cm} (14)

where $I_S$ saturation current;
$V_{T(MN1)}$ threshold voltage of MN1;
$V_{TH}$ thermal voltage.

From (14), it is clear that high values of $V_{\text{pre}}$ are undesirable, as they cause excessive static power dissipation. However, if this pre-charge voltage is too low, the output voltage might take a long time (or even fail) to achieve a full swing. Hence, an optimum pre-charge voltage is needed. Fig. 4 shows the effect of the pre-charge voltage at node $b$ on the power consumption and propagation delay. The power consumption rises sharply when the pre-charge voltage exceeds 0.8 V due to the excessive static current flowing through Q1. This is a static power dominant situation that is undesired. Below the turn-on voltage of Q1 [i.e., $V_{BE(on)} < 0.7 \text{ V}$], the static power of the circuit is negligibly small as compared to its dynamic power dissipation. Hence, the optimum pre-charge voltage should be kept about 0.7 V and the supply voltage of the new circuit should not exceed $V_{BE(on)}$.

**C. Sizes of $C_{\text{boot1}}$ and $C_{\text{boot2}}$**

Since there are two capacitors in the circuit, their sizes become an important factor to determine the overall chip area, the average power consumption, and also the delay time. It has been shown that by implementing these capacitors using the MOS gate oxide capacitance, the area can be reduced significantly.
Fig. 5 shows the achievable output voltage swing for different combinations of \( C_{\text{boot}1} \) and \( C_{\text{boot}2} \). The output voltage could not reach full swing when both capacitors are less than 100 fF. The effect of \( C_{\text{boot}2} \) on the power dissipation and propagation delay is shown in Fig. 6. The speed and power consumption of the circuit increase with the size of \( C_{\text{boot}2} \). Based on the results shown in Figs. 5 and 6, a 150-fF capacitance was chosen for \( C_{\text{boot}2} \) to ensure a full output voltage swing and the best compromise in speed, power and chip area of the new circuit. With \( C_{\text{boot}2} \) fixed at 150 fF, \( C_{\text{boot}1} \) is varied according to Table I. The results show that both the propagation delay and power dissipation are weak functions of \( C_{\text{boot}1} \). Therefore, from Figs. 5, 6, and Table I, the optimum value for \( C_{\text{boot}1} \) is 150 fF.

D. Scaling of Supply Voltage/Technology

Any scaling down of the device feature size to improve the performance of the circuit must be accompanied by appropriate scaling down of the supply voltage due to reliability issues and power consumption limitations. Indeed, our circuit simulations have indicated that the amount of charge stored in the bootstrapping capacitor decreases with the supply voltage. Hence, the threshold voltage of the MOS devices should switch from 0.85 to 0.55 V, and the gate oxide thickness should reduce from 120 to 90 Å for the 1.5 V/0.8 μm and 1.2 V/0.5 μm technologies, respectively, to avoid any circuit performance degradation that may arise due to a reduced stored charge in the bootstrapping capacitors.

IV. PERFORMANCE EVALUATION

The performances of all the circuits, namely, BSBiNMOS [6], BFBiNMOS [7], CMOS and TC-BiNMOS were verified by HSPICE simulation based on a 0.5-μm BiCMOS technology. A two-input NAND configuration was chosen to evaluate and compare the performance of the circuit as shown in Fig. 7. All circuits have the same input capacitance of 80 fF per input pin. The simulation was carried out using a 50 MHz square wave input with rise and fall time of 0.2 ns. The reported propagation delay time is that of the third gate in a chain of four NAND gates.

A. Propagation Delay

Fig. 8(a) shows the effect of the load capacitance on the propagation delay. The TC-BiNMOS outperforms all other circuits and its crossover capacitance is as low as 0.15 pF. At a load capacitance of 1 pF, its propagation delay reduction is 40% over the CMOS circuit. Its delay to load sensitivity is only 820 ps/pF, while the CMOS is 1520 ps/pF. As for the BFBiNMOS and BSBiNMOS, both circuits are slower than the proposed circuit, the former’s crossover capacitance is 0.2 pF while the later is 0.3 pF.

B. Power Consumption

The power dissipation against the load capacitance is shown in Fig. 8(b). The BFBiNMOS consumes more power under all load conditions. The BSBiNMOS and the TC-BiNMOS dissipate almost equal amount of power, and only slightly more power than their CMOS counterpart. Fig. 9 illustrates the effect of scaling the supply voltage on the propagation delay and power dissipation. The high speed and relatively low power consumption characteristics of the proposed circuit outdo the suitability of the other circuits for single battery operation.

C. Area

Table II lists the device counts and area ratios with respect to the CMOS, for various two-input NAND configurations. The TC-BiNMOS requires a smaller number of devices and occupies the smallest area amongst the various BiNMOS families.
D. Experimental Results

A 75-stage ring oscillator with the new circuit was designed and fabricated using the AMS 0.8 μm double poly-silicon double metal BiCMOS process. Its photomicrograph and output voltage waveform are shown in Figs. 10 and 11, respectively. The ring oscillator oscillates at a frequency of 5.0 MHz for a supply voltage of 1.5 V and a load capacitance of 1 pF. This is equivalent to a gate delay/stage of 1.32 ns.

V. Conclusion

A new BiNMOS logic gate (TC-BiNMOS) which uses two bootstrapping capacitors and a standard noncomplementary BiCMOS process is presented. The circuit is specially designed for 1.2–1.5 V supply voltage. Some important design issues such as the pre-charge voltage and the size of bootstrapping capacitors, which affect the circuit performance, were discussed. HSPICE simulations have shown that the proposed circuit offers 40% delay reduction and about 50% delay to load capacitance sensitivity reduction over the CMOS circuit. The new circuit occupies the smallest area amongst the various BiNMOS families and it consumes only slightly more power than its CMOS counterpart. The crossover capacitance of the new circuit is as low as 0.15 pF and a 75-stage ring oscillator was fabricated using a 0.8-μm BiCMOS process. The measured gate/stage is 1.32 ns at a supply voltage of 1.5 V and a load capacitance of 1 pF.

REFERENCES


Heng-Kah Lee (S’95) received the B.E. (Hons) (Elect) and M.Eng. (Elect) degrees, both from Nanyang Technological University, Singapore in 1995, and 1999, respectively.

He is currently Analog IC Designer for infrared transceiver at Agilent Technologies (S) Private Ltd.

Kiat-Seng Yeo received the B.E. (Hons) (Elect) and the Ph.D. (Elect. Eng.) degrees, both from Nanyang Technological University, Singapore in 1993, and 1996, respectively.

He joined the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore as a Lecturer in 1996, and became an Assistant Professor in 1999. He is Consultant to several international journals.

Manh-Anh Do received the B.E. (Hons) (Elect) and the Ph.D. (Elect. Eng.) degrees, both from the University of Canterbury, New Zealand, in 1973, and 1977, respectively.

Between 1977 and 1989, he held various positions including: R & D Engineer and Production Manager at Radio Engineering Ltd., Research Scientist at Fisheries Research Center, New Zealand, and Senior Lecturer at National University of Singapore. He joined the School of Electrical and Electronic Engineering, Nanyang Technological University (NTU), Singapore as a Senior Lecturer in 1989, and became an Associate Professor in 1996. His current research is on digital and mobile communications, RF IC design, mixed-signal circuits and intelligent vehicle highway systems. Before that, he specialized in sonar designing, biomedical engineering and signal processing. Since 1995, he has been Head of Division of Circuits and Systems, School of EEE, NTU.

Dr. Do is a Fellow of IEE, U.K., a Chartered Engineer (U.K.) and a Professional Engineer in Singapore.