<table>
<thead>
<tr>
<th>Title</th>
<th>A time-multiplexed switched-capacitor CDS equalizer with reduced crosstalk layout (Published version)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Ng, K. A.; Chan, Pak Kwong</td>
</tr>
<tr>
<td>Date</td>
<td>2005</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/4561">http://hdl.handle.net/10220/4561</a></td>
</tr>
</tbody>
</table>
A Time-Multiplexed Switched-Capacitor CDS Equalizer With Reduced Crosstalk Layout

K. A. Ng and P. K. Chan

Abstract—A new time-multiplexed switched-capacitor (TM-SC) equalizer is designed on the basis of the previously reported correlated double-sampling integrator and the crosstalk reduction layout approach, which aims at improving the performance aspects on crosstalk, gain loss, $1/f$ noise and offset. The equalizer, which operates at a single 3-V supply and has a filter bank with 4 TM channels, has been fabricated to confirm the effectiveness of the structure using a standard 0.8-$\mu$m CMOS process.

Index Terms—Crosstalk, equalizers, integrated circuit, layout, switched-capacitor (SC) circuit, time-multiplexed (TM) circuit.

I. INTRODUCTION

Designing an independent analog integrated circuit in a multi-channel system has the advantage of low crosstalk and it is easy to integrate due to the process of duplication in the channel electronic circuit. However, it is most often at the cost of increased silicon area and power consumption. Time-multiplexed (TM) tasks are suitable for switched-capacitor (SC) circuits. Multiplexed SC filters or equalizers are popular application examples. Although TM-SC techniques [1], [4], [9] or architectures [1]–[9] have been reported successfully in relaxing certain shortcomings from the independent channel design approach, there still exist many challenging problems such as crosstalk interference signal, gain loss, dc offset, and coupling noise that limit the circuit performance. Among these imperfect factors, the inter-channel crosstalk most often outweighs the achievable signal-to-noise (S/N) ratio and causes the accuracy issue in terms of gain loss in the TM integrated systems. For example, a 60-dB S/N ratio circuit will be swamped by a $\sim$30-dB crosstalk signal. For the noise issue, the $1/f$ noise appears as one of the dominant fundamental noise sources, which deteriorates the dynamic range of CMOS circuits, but it is possible to reduce the noise by a proper circuit design technique. Thus, crosstalk reduction becomes one of the most difficult problems when dealing with a large number of time-sharing channels being integrated in the silicon environment while concerning the area utilization tradeoff. In addition, dependent upon the applications, the potential large dc offset or mismatched dc components among different channels may cause a harmful effect in the multi-channel system. Therefore, the objective of this paper is to study the key limitations and to present the design of a correlated double-sampling (CDS)-SC equalizer using the previously reported CDS-TM-SC integrator [9] that addresses the issues from circuit design perspective and layout perspective in order to reduce three types of crosstalk effects as well as both circuit dc offset and $1/f$ noise simultaneously. The experimental results are given to validate the proposed method.

Section II, is concerned with the review of the conventional TM integrators. The nonideal effects that greatly limit the integrator performance are described. A CDS-TM-SC integrator, taking into account all major crosstalk issues, is proposed for improving the current TM-SC circuits. In Section III, the operation principle of the equalizer architecture is explained together with the specifications. The layout plan that allows further reduction of crosstalk from system considerations is also presented. In Section IV, the application of the CDS-TM-SC integrator to implement a new CDS-TM-SC equalizer is discussed. In Section V, the experimental results together with the implications are discussed. This is then followed by the concluding remarks in Section VI.

II. TM INTEGRATORS

A TM integrator is the fundamental building block in TM filter design. Fig. 1 shows the classical two-channel TM-SC integrator. There is one SC input resistor and two storage capacitors responsible for individual channel memory in the feedback path of the op-amp. The integrator is run with the biphasic clock...
together with two channel control clock signals. Turning on the channel selection switch would activate the channel. There are three relevant sources of parasitic capacitances in this circuit. $C_{\text{stray}1}$ is the stray capacitance between the output of the integrator and the op-amp inverting terminal [1]. $C_{\text{stray}2}$ is the stray capacitance between the op-amp inverting terminal and ground [2]. $C_{\text{stray}3}$ is the coupling capacitance between the integrating capacitors. These undesirable capacitances are the principal contributors of inter-channel crosstalk in TM-SC filters or circuits.

Regarding $C_{\text{stray}1}$, it would couple a small-signal charge of an active channel to the next channel via charge sharing in the integrating capacitor, $C_I$, of the next active channel, thus contributing parasitic crosstalk of $(C_{\text{stray}1})/(C_{\text{stray}1} + C_I)$. The $C_{\text{stray}1}$ depends upon the layout routing of integrating capacitors and the associated switches.

Regarding $C_{\text{stray}2}$, it represents the total lumped parasitic capacitors associated at the inverting terminal of the op-amp. It comprises the total top-plate capacitance of all the integrating capacitors, the parasitic input capacitance of the op-amp and the capacitance of the associated input switch. For the op-amp with finite gain $A$, the gain-limited crosstalk is of the amount $(C_{\text{stray}2})/(AC_I)$. Although this crosstalk is negligible for op-amp having gain more than 60 dB [2], $C_{\text{stray}2}$ has the possibility of introducing extra noise and offset gain if the lumped top plate capacitance becomes significant in a case of a large number of multiplexing channels. This places constraints on the low-power op-amp because the closed-loop bandwidth (BW) as well as the settling time is therefore reduced. These drawbacks can be overcome by adding extra channel switches [1] for isolation of integrating capacitor to the virtual ground of the op-amp but this leads to additional charge injection in a form of dc offset at the output of the integrator. In addition, the structure is subject to significant output dc offset if $C_{\text{stray}2}$ is not properly controlled or high input dc offset, $V_{\text{on}}$, in the CMOS op-amp.

Regarding $C_{\text{stray}3}$, it is formed via the electrical fringing field between two adjacent integrating capacitors. Therefore, it provides undesirable coupling mechanism between two channels. Assuming each integrator capacitor is $C_I$, the amount of coupling crosstalk to the next channel is $(C_{\text{stray}3}/C_I)/(C_I + C_{\text{stray}3}/C_I)$. In another case, if adjacent channel is in idle state, the sampling noise from the idle channel could be coupled to the active channel via $C_{\text{stray}3}$. This cannot be easily solved through the circuit design technique.

Fig. 2 shows the exemplary first-order low-pass filter with inclusion of two key crosstalk capacitances, $C_{\text{stray}1}$ and $C_{\text{stray}3}$. Assuming ideal op-amp, ideal switches and grounded Channel B input, when the input signal is only applied in Channel A, the simulated crosstalk output in Channel B is illustrated in Fig. 3. It can be seen that the crosstalk effect is a function of frequency. For different values of stray capacitances, different crosstalk frequency responses are observed. It is also apparent that in signal frequency band, the crosstalk from $C_{\text{stray}3}$ has contributed at least few dB with reference to the standalone crosstalk from $C_{\text{stray}1}$ in this first-order filter implementation. Thus, for higher-order filter design, the crosstalk effect is much pronounced. This investigation of alternative structure or technique for suppression of the two critical crosstalk parasitic capacitances is needed.

Fig. 4 shows the evolutionary structure of Fig. 1. The effect of $C_{\text{stray}1}$ can be reduced by turning on a clamp switch [1], [4], [9] during the inactive channel periods ($\delta t_1$). This effectively prevents it from sharing any channel charges to the next active channel integrating capacitor. Alternatively, the use of neutralization capacitors to compensate $C_{\text{stray}1}$ is possible but restricting to differential topology [3]. It is difficult to obtain the exact neutralization value from estimation. Hence, the clamping switch method is preferred because it supports either single-ended or fully differential TM-SC structures. In general, using the channel reset switch, it can be observed that the typical coupling crosstalk, from adjacent channels to far apart passbands channels, ranges from $\sim 27$ dB to $\sim 50$ dB [1], [4], [9] based on the measured results of different circuit architectures. To further improve the crosstalk range, the remaining crosstalk problem arising from $C_{\text{stray}3}$ needs to be resolved. It is mainly because $C_{\text{stray}3}$ contributes significant coupling effect in terms of adjacent channel crosstalk as well as far apart passbands channel crosstalk through layout structures.
Another problem is that the output dc offset in TM-SC circuits mainly comes from op-amp offset and MOS switch charge injection along critical signal paths. For higher-order filter implementation, a cascade configuration will further worsen the dc offset performance. Although it is well known that if each channel implements the same signal path, the output offset of each channel will track with each other, it does not guarantee that each channel would exhibit low offset since the amplifier dc offset in conjunction with charge injection effect would cause variation in offset values at different parasitic gain functions. Another well-known method to reduce the op-amp offset and the switch charge injection is based on fully differential SC implementation incorporating high pass function [8]. Alternatively, further effective method to reduce the offsets is through CDS technique [4], [9] combined with minimum switch size whenever meeting the worst case speed in specification. As a matter of fact, not only does the CDS structure benefit the reduction of the $1/f$ noise, it is also a natural extension for the TM-SC circuits with reset feature. It is therefore the first objective of this paper is to utilize the CDS structure as a means to relax the shortcomings as described.

Fig. 5 shows the fundamental integrator [9] together with associated clock waveforms. It is based on adding CDS feature to form CDS-SC integrator. Using usual nodal analysis, the discrete equations are established as follows:

$$C_1 \left[ V_{\text{out}}(n)T - V_{\text{in}}(n-1)T + V_{\text{OS}}(n-1)T - V_{\text{OS}}(n)T \right]$$

$$= C_{\text{in}} \left[ V_{\text{in}} \left( \frac{n-1}{2} \right) T + V_{\text{OS}}(n)T - V_{\text{OS}} \left( \frac{n-1}{2} \right) T \right]$$

$$[V_{\text{out}}(n)T - V_{\text{in}}(n-1)T + V_{\text{OS}}(n-1)T - V_{\text{OS}}(n)T]$$

$$= C_{\text{in}} \left[ V_{\text{in}} \left( \frac{n-1}{2} \right) T + V_{\text{OS}}(n)T - V_{\text{OS}} \left( \frac{n-1}{2} \right) T \right].$$

(1)

If $V_{\text{OS}}(n-1)T$ is approximately equal to $V_{\text{OS}}(n)T$ and $V_{\text{OS}}(n)T$ is approximately equal to $V_{\text{OS}}(n-1/2)T$, the offset terms within (2) are cancelled and hence, the $z$-domain transfer function is obtained as

$$\frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = \frac{C_{\text{gd}}}{C_{\text{1}}} \left[ z^{-\frac{1}{2}} \right].$$

(3)

This is regarded as a lossy discrete integrator (LDI) noninverting integrator with offset cancellation. Extension of this offset-free integrator to the multiplex integrator [9] is illustrated in Fig. 6. The associated controlled clock signals are depicted in Fig. 7. This alternative structure utilizes: 1) the CDS technique [10] to minimize parasitic crosstalk arising from $C_{\text{stray1}}$ and circuit dc offset arising from amplifier offset $V_{\text{OS}}$ in TM integrator; 2) the high gain op-amp to minimize the gain-limited crosstalk through suppressing $C_{\text{stray2}}$ and 3) the crosstalk reduction layout (Section III) to minimize $C_{\text{stray3}}$, which is identified as the main contributor of the coupling crosstalk that has not been reported from the prior research works [1]–[9]. Of particular importance, the crosstalk mechanism, in general, is identified as the main error source [8]. Therefore, the second objective of this paper is to devise a layout methodology, which aims at improving the crosstalk range in the design of TM-SC circuits and systems.
The SC gain circuit provides gain as well as external drive capability for testing purpose. It outputs the signals of all channels in TM manner on a single output pin.

B. Crosstalk Reduction Layout

Despite $C_{\text{stray1}}$ and $C_{\text{stray2}}$ are suppressed through circuit design techniques, $C_{\text{stray3}}$ becomes the key contributor for inter-channel residual crosstalk. The amount of this coupling effect depends on several layout issues. They are: 1) separation between adjacent channels; 2) length of the parallel edge along the integrating capacitors; 3) topological placement of channel integrating capacitors; 4) area utilization tradeoff and 5) the size of integrating capacitor which is determined by the sampling frequency and the capacitance ratio.

Fig. 10 shows the exemplary layout for placement of two channel integrating capacitors, where an electrostatic shield is established between $CA$ and $CB$. Electric field coupling between $CA$ and $CB$ is reduced, thus contributing smaller $C_{\text{stray3}}$. Of particular interest, $CA$ and $CB$ are placed in separate wells to avoid electric field coupling through the same well. In addition, an intermediate n-well, which is added to surround the shield line, further minimizes inter n-well electric field coupling.

Besides the shielding technique, the crosstalk can be further reduced via the use of diagonal layout topology, where the structure is not sensitive to the parallel fringing field. Fig. 11(a) shows a 4-channel compact layout with two diagonal channel pairs ($A$ and $C$, $B$, and $D$) together with the associated shield lines as described before. The use of compact layout aims at reducing the silicon area. If the space is sufficient, it is possible to place the integrating capacitors in entire diagonal configuration, as illustrated in Fig. 11(b), but at a cost of approximatively doubling the area of integrating capacitors. However, this ensures that coupling crosstalk is maintained low for every channel. In a case of the channel numbers exceeding four, the topological placement can be extended to the arrangement as shown in Fig. 11(c) for an 8-channel diagonal layout example.

For new deep submicrometer processes in advanced integrated circuit manufacturing technologies, metal–insulator–metal (MIM) capacitor has emerged as an attractive integrated element for mixed-signal IC applications on the basis of high dielectric constant, good matching, high-$Q$ factor, low deposition temperature ($400$ $^\circ$C) and ease of integration at the expense of higher masking cost. Due to relative thicker dielectric, it usually exhibits smaller capacitance per unit area than double-poly capacitor for comparison to same technology but MIM capacitor can be wired in parallel on two or more levels so as to yield an equivalent multiple increase in unit capacitance, hence saving the silicon area, and which also benefits SC design in terms of matching and area-efficiency. Although it is well known that frequency-dependence performance of nitride-based MIM capacitor is not as good as double-poly capacitor, the baseband mixed-signal IC application like the implementation proposed herewith, does not cause any significant deviation of circuit performance. More importantly, MIM capacitor can be manufactured with low parasitics, which gives greater possibility for improving the performance of multiplexed SC circuit designs.
Fig. 9. Conventional folded-gain op-amp with rail-to-rail push–pull output stage.

Fig. 10. Crosstalk reduction between adjacent capacitors via electrostatic shielding.

Fig. 11. Coupling crosstalk reduction using shield and diagonal layouts. (bold lines indicate electrostatic shielding). (a) 4-channel compact layout with two diagonal pairs and shield. (b) 4-channel with entire diagonal layout and shield. (c) Multi-channel with entire diagonal layout and shield.

Fig. 12. Low-Q bandpass SC biquad foundation circuit.

IV. IMPLEMENTATION OF TM EQUALIZER

The TM-SC equalizer is constructed from the cascade of two low-Q bandpass SC biquad circuits. Fig. 12 shows the foundation circuit of the low-Q bandpass SC biquad circuit, which is modified from a general biquad [10]. However, it is not straightforward to implement multiplex function directly since the sampling capacitor $C_{\text{s}}$ is reset for every $\phi_2$ clock phase. To overcome this drawback, a 4-channel TM CDS biquad is proposed in Fig. 13. Note that similar to Fig. 7, clocks A, B, C, and D are the individual channel active time control signals, whose duration covers both $\phi_1$ and $\phi_2$. The transfer function of each TM channel can be derived as

$$Hil(z) = \frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = \sum_{i=A,B,C,D} k_{i1}(z - 1)$$

$$= \frac{1}{(1 + k_{4i})z^2 + (k_{2i}k_{3i} - k_{4i} - 2)z + 1}$$

(4)
where \( i \) suffix \((i = A, B, C, D)\) denotes the channel designation. \( C_{\text{fi}} \), \( k_{\text{fi}} \) = \( C_1/C_{\text{fi}} \), \( k_2 \) = \( C_2/C_{\text{fi}} \), \( k_{\text{fi}} \) = \( C_3/C_{\text{fi}} \) and \( k_{\text{fi}} \) = \( C_4/C_{\text{fi}} \) and \( k_{\text{fi}} \) = \( C_5/C_{\text{fi}} \).

It is also noted that for pipelined and multi-channel operation, the SC noninverting resistor feedback path formed by \( C_3 \) and associated switches in Fig. 12 is replaced with a multi-channel noninverting sample-and-hold circuit (dotted line) in Fig. 13. The sample-and-hold network in association with the integrating capacitors \( C_{\text{fi}} \), \( C_{\text{fi}} \), \( C_{\text{fi}} \), \( C_{\text{fi}} \), and \( C_{\text{fi}} \) has the following relationship:

\[
\frac{C_3}{C_{\text{fi}}} \left|_{i=A,B,C,D} \right. = \left( \frac{C_3}{C_{\text{fi}}} \right) \times \frac{C_{\text{fi}}}{C_{\text{fi}}}.
\]

The term \( C_3/C_{\text{fi}} \) determines one of the coefficients in the biquad transfer function according to (4). The first gain factor \( (C_3/C_{\text{fi}}) \) quantifies the charge transfer between the sampling \( C_3 \) and the feedback capacitor \( C_{\text{fi}} \) whereas the second gain factor \( (-C_{\text{fi}}/C_{\text{fi}}) \) quantifies the charge transfer between the feedback capacitor \( C_{\text{fi}} \) and the integrating capacitor \( C_{\text{fi}} \). It is also of interest to observe that \( C_{\text{fi}} \) does not affect the transfer function in (5). However, the value of \( C_{\text{fi}} \) should not be too small due to switch charge injection consideration.

In [9] and the present biquad circuit, the CDS technique was implemented with a channel reset switch within a 2-phase nonoverlapping clock scheme. The CDS technique can be seen as a natural extension of the channel reset feature found in [1], [4]. When used together, it improves the crosstalk performance, lowers the output offset as well as the system \( 1/f \) noise.

The present single-ended biquad circuit can be implemented in a fully differential structure whereby the critical problems associated with the clock feedthrough, switch charge injection and substrate noise or environmental noise can be further suppressed, but at the expense of increased silicon area and circuit components.

V. RESULTS AND DISCUSSION

The microphotograph of the complete 4-channel TM-SC CDS equalizer is depicted in Fig. 14. Fabricated by a standard 0.8-\( \mu \)m CMOS technology, the total active analog area on chip is \( 2 \times 2.6 \text{ mm}^2 \) (excluding house keeping circuitries such as oscillator, external control interface, clock generator and IO pads). As can be observed, the crosstalk reduction layout has been implemented using the compact layout with shielding scheme as described in Section III on the basis of Fig. 11(a).

A. Frequency Responses

The programmable functions for CF, BW, and gain have been exercised to verify the functionality of the IC. With the programmable clock frequency tuned to 256 kHz through the external resistor [11] as depicted in the system block diagram of Fig. 8, the measured results on the Channel A of the filter bank are illustrated in Figs. 15–17, respectively. Table I summarizes
the comparison of the measured accuracy of Channel A with respect to ideal CFs and the relative matching between adjacent Channel B. Except at CF of 300 Hz, all the other frequency responses are close to the design values. The relative higher deviation at 300 Hz is due to larger mismatching error of the capacitor ratio under large time constant implementation in SC filter circuit. However, the gain loss at different CFs is in the range of $-0.1$ to $-0.8$ dB as indicated by the normal frequency responses in Fig. 15. Fig. 16 depicts the tuning of BW at CF of 1.5 kHz, with maximum BW error of $+7.3\%$ and additional gain drop of about $-1$ dB for maximum $Q$ setting. For gain tuning, the gain variation at different gain settings is about $-3$ to $-12$ dB at maximum gain of $+12$ dB in Fig. 17. Besides, the adjacent channel matching performance is reasonably good.

### B. Crosstalk Results

The measured crosstalk figures are given in Tables II–IV, respectively. Refer to Table II, there is significant reduction of crosstalk between Channels A and C when compared to that of Channel A to the rest of the channels (B or D). Up to $-70$ dB crosstalk is attainable. This is because the integrating capacitors of Channels A and C are placed diagonally in Fig. 11(a). Similar results are also obtained between Channels B and D.
in Table III. The asymmetrical crosstalk values, measured from Channel B with reference to Channel A and vice versa as an example, are accounted for unequal metal routings from the output of op-amp to the respective switch that is connected to channel integration capacitor. Improving the routing layout will make further balance in the channel crosstalk performance. Nevertheless, the electrostatic shield for nondiagonal channels in compact layout together with the clamping switch at least maintains comparable results, of the order $-40$ dB, with that of the layout style [2] (without clamping switch but having far separation between channel integration capacitors) and exhibits improved results when referring to other approaches [1], [8] (with clamping switch but absence of shielding technique). It will be expected that further lower adjacent crosstalk is possible when employing entire diagonal layout style as depicted in Fig. 11(b) at the expense of increased silicon area. When considering the crosstalk for far apart passbands, the measured values, listed in Table IV, indicate the range from $-65$ to $-50$ dB. This also validates the effectiveness of the layout plan.

C. Other Performance Parameters

The time-domain response of the filter to 2 separate inputs in Channels A and C is illustrated in Fig. 18. The input to Channel A was a 3.5-kHz 2.3-Vpp sinusoid. The input to Channel C was a 1.5-kHz 1.4-Vpp sinusoid. It can be seen that the outputs of both channels are displayed in TM form at the output. Both output waveforms are symmetrical with reference to the midpoint potential of 1.5 V. The zoom in view shown in Fig. 19 has confirmed that the op-amp can settle down within half a clock period, which is due to the use of rail-to-rail push–pull output stage in conjunction with slew-rate enhancement transistors in the op-amp circuit design.

Table V summarizes the measured input-referred offsets for Channel A in the fourth-order bandpass filter bank. The offsets are contributed by several sources as mentioned in Section II. It can be seen that for sampling capacitors $C_2 = C_3 > 3$ pF, the measured absolute offset is $<3.3$ mV for most of the center frequencies. This also implies that the employment of CDS technique helps the reduction of offset arising from CMOS op-amps in the cascaded filter structure. The residual offset is mainly contributed by charge injection effect of CMOS switches. Such the effect will be pronounced when smaller values of $C_2$ and $C_3$ (0.65 pF) are selected for the center frequency 1 kHz. However, the typical dc offset values are, in general, lower than that of previously reported structures [1], [8]. It can be confirmed that the system dc offset component is dominated by the switch channel charge injection.

The offset performance of other channels is the same as that of reported in Table V since each channel shares the same op-amps in time multiplexed manner. Regarding the noise aspects, for $f = 6$ kHz, $f = 1.5$ kHz and Gain = 0 dB in Channel A, the measured output noise root spectral density is $5.36 \mu V/\sqrt{Hz}$ as shown in Fig. 20. There is no observable $1/f$ noise in the output spectrum. For 1 Vpp, the total harmonic distortion (THD) is about 0.5%. When Channel A input is applied with a 3.5-kHz 0.3-Vp sinusoid and Channel B input is applied with
a 1.5-kHz 0.3-Vp sinusoid simultaneously, it can be inspected from Fig. 21 that the de-multiplexed Channel B output has displayed the fundamental signal frequency of 1.5 kHz together with the harmonics and the crosstalk tone of 3.5 kHz being suppressed to −52 dB. For a similar setup condition for Channel A and Channel C, the crosstalk tone coupled from Channel A to Channel C is −66 dB as shown in Fig. 22. This confirms that the diagonal placement and shielding does improve the crosstalk performance. Regarding power-supply rejection ratio (PSRR) in a single supply, the measured PSRR is −54 dB at 1 kHz and −18 dB at 15 kHz at identical setting with that of noise measurement setup in Channel A.

D. Comparison With Other TM-SC Filters

The performance of the proposed CDS equalizer is compared with other previous works in Table VI. As can be seen, the general crosstalk performance is better than the prior-art works. Adding shielding technique does reduce the crosstalk figure.

With introducing diagonal layout structure, the crosstalk is further minimized. When considering precision issue, owing to the reduction of the crosstalk, the gain loss (−0.1 dB to −0.8 dB) being translated from the results of frequency response curves, is also reduced when compared with the previous reported measurement results [1], [2], [4], [8], [9]. Incorporating CDS technique permits to suppress the offsets arising from the op-amps or parasitic circuit gain effect but it is subject to charge injection effect. The obtained dc offsets are acceptable. Through combination of CDS technique and shielding layout style, the 1/f noise becomes insignificant whereas the shielding guard lines also reduce the sampling noise coupling from idle channels. Hence, the overall S/N ratio is good.

VI. CONCLUSION

A new equalizer using the previous reported TM integrator is presented. Through the use of CDS technique and crosstalk reduction layout technique, the equalizer has achieved improved crosstalk range and offsets, low gain loss and good S/N ratio in a single 3-V supply. The proposed techniques would be useful for SC signal processing circuits.

REFERENCES


TABLE VI

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>5μm NMOS</td>
<td>7.5μm NMOS</td>
<td>6μm CMOS</td>
<td>1.2μm CMOS</td>
<td>0.8μm CMOS</td>
<td>0.8μm CMOS</td>
</tr>
<tr>
<td>Supply (V)</td>
<td>+15/-5</td>
<td>—</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Multiplexed Channel No</td>
<td>20</td>
<td>2</td>
<td>8</td>
<td>1</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>F_{crosstalk} per Channel (kHz)</td>
<td>20</td>
<td>100</td>
<td>16 for 4 ch.</td>
<td>32 for 4 ch.</td>
<td>50</td>
<td>128</td>
</tr>
<tr>
<td>Filter Order</td>
<td>2</td>
<td>5</td>
<td>2</td>
<td>4</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>Filter Type</td>
<td>BPF</td>
<td>LPF</td>
<td>BPF</td>
<td>HP +BPF</td>
<td>LPF</td>
<td>BPF</td>
</tr>
<tr>
<td>Clamp Switch</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Crosstalk Range (dB)</td>
<td>−50</td>
<td>−40</td>
<td>−27 to −40</td>
<td>—</td>
<td>−32 to −42</td>
<td>−40 to −70</td>
</tr>
<tr>
<td>Maximum Gain Loss (dB)</td>
<td>−5</td>
<td>−1</td>
<td>−2</td>
<td>−2</td>
<td>−1.38</td>
<td>−0.8</td>
</tr>
<tr>
<td>Normal Response</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>10.0 to 15.5</td>
<td>−1.3</td>
<td>to −15.3</td>
</tr>
<tr>
<td>Input-referred DC Offset (mV)</td>
<td>200 to 300</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>10.0 to 15.5</td>
<td>−1.3 to −15.3</td>
</tr>
</tbody>
</table>
K. A. Ng was born in Singapore. He received the B.E. degree in electrical and electronic engineering and M.E. degree in integrated circuit design from Nanyang Technological University, Singapore, in 2000 and 2005, respectively. From 2000 to 2004, he was with Asia Pacific Design Center of STMicroelectronics, Singapore, working on smart card radio frequency identification circuits (RFID) and analog intellectual property (IP) design. Currently, he has joined Chartered Semiconductor Manufacturing, Singapore, working on high performance analog IP development. His main research interest includes precision analog circuits, switched-capacitor circuits, and RFID.

P. K. Chan was born in Hong Kong. He received the B.Sc. (Hons.) degree from the University of Essex, Colchester, U.K., the M.Sc. degree from the University of Manchester, Institute of Science and Technology (U.M.I.S.T.), Manchester, U.K., and the Ph.D. degree from the University of Plymouth, Plymouth, U.K., in 1987, 1988, and 1992, respectively.

From 1989 to 1992, he was a Research Assistant with the University of Plymouth, working in the area of MOS continuous-time filters. In 1993, he joined the Institute of Microelectronics (IME) as a Member Technical Staff, where he designed CMOS sensor interfaces for industrial applications. In 1996, he was a Staff Engineer with Motorola, Singapore, where he developed the magnetic write channel for Motorola 1st generation hard-disk preamplifier. He joined Nanyang Technological University (NTU), Singapore, in 1997, where he is currently an Associate Professor in the School of Electrical and Electronic Engineering and Program Director [analog/mixed-signal integrated circuit (IC) and applications] for the Center for Integrated Circuits and Systems (CICS). He holds four patents and is an IC Design Consultant to local and multi-national companies in Singapore. He has also conducted numerous IC design short courses to the industrial companies and design centers. His research interests include circuit theory, amplifier frequency compensation techniques, sensing interfaces for integrated sensors, biomedical circuits and systems, integrated filters and data converters.