<table>
<thead>
<tr>
<th>Title</th>
<th>Fault tolerance and protective schemes for DC power distribution (Fault protection solution)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Yap, Heng Goh</td>
</tr>
<tr>
<td>Date</td>
<td>2018-10-24</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/46414">http://hdl.handle.net/10220/46414</a></td>
</tr>
<tr>
<td>Rights</td>
<td></td>
</tr>
</tbody>
</table>
Fault Tolerance and Protective Schemes for DC Power Distribution

YAP HENG GOH

SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING

A thesis submitted to the Nanyang Technological University in fulfilment of the requirement for the degree of Doctor of Philosophy

2018
Acknowledgments

As this PhD research journey comes to an end, it is time to express my sincere gratitude to all the great people who have continuously helped and encouraged me along the way. They have made over a thousand arduous days of study and work into bright memories. This dissertation belongs not only to the author but also to all these people.

First of all, I would like to express my sincere respect for my supervisor, Assistant Professor Xu Yan. I would like to thank him for taking me as his student and his continuous support, guidance, and tolerance for my research. I will never forget the constructive discussions we had during in these few years. His encouragement made me feel brave when confronting the unpredictable challenges of my research life.

I would like to express my gratitude to my former supervisor Professor Tseng King Jet, a man who has devoted his life to the field of Power. I thank him for introducing this research and giving me the opportunity to work on this project. He is erudite, knowledgeable, friendly, and generous and has almost all the virtues a great professor could have.

I am greatly deeply grateful SINBERBEST funding me in the form of research scholarship. I greatly appreciate the School of EEE, Nanyang Technological University for providing me with the financial support in the form of research scholarship.

Last but not the least, I would also like to use this opportunity to thank my parents and friends for their full support and encouragement throughout my research work.
Abstract

The integration of distributed generation such as renewable energy at the distribution is considered as the better option to cope with the rising demand for electrical energy. The storage system is also introduced to act as an additional power buffer to the power system due to the intermittent supply of energy from the distributed generation. With the addition of these 2 DC energy systems, the DC distribution system can achieve a better system efficiency than the AC system. The DC system can reduce the power conversion stages such as the power factor correction and a rectifier circuit. Of the advantages, the fault protection is the major obstacle for the DC system to move forward. Hence, a research topic is brought out with the major aim is to develop an effective fault tolerance solution to increase the resiliency of the DC distribution system. Complete fault tolerance and protection process with the sequence is: 1) fault detection, 2) fault isolation, 3) fault identification, 4) fault recovery.

In the DC system, a fast tripping speed of the circuit breaker can reduce the consequences of high fault current sourcing toward the fault point. A T-source circuit breaker is a device for the fault detection and isolation in the DC system. The T-source circuit breaker is a kind of impedance-network based circuit breakers which provide a high-speed breaking capability, and no sensor is required. It also has the benefit of preserves a common ground, zero reflected source current, and provide a low-pass filter behavior. The achievement low output surge fault current is presented. The T-source circuit breaker is modeled in pre-tripping state and post-tripping state. The circuit breaker capacitance of the T-source circuit breaker is selected using the proposed design flow based on the criteria of the current rating, and the load capacitance. The post-tripping model is used as a reference for the output surge fault current to determine the transformer inductance. A manual tripping circuit modification for the protection of SCR device in the T-source circuit breaker is also presented. The selection of the resistor in the modification circuit is based on the current rating.

A high accuracy fault identification solution can ease the task of inspection, maintenance, and the repair work. High accuracy can also speed up the restoration service and possesses the merit of less maintenance cost. The probe power unit is a kind of signal injection method. The chosen of the probe power unit as the solution for fault location identification is due to the benefit of single end injection which does not require multipoint measurement, no high data acquisition needed. This method can be
used as the fault point tracking in an offline mode whereby the fault current from source has interrupted completely. The logarithm decrement technique is introduced to obtain the damping constant of the damping injection current. The logarithm decrement technique has the advantages of high accuracy, less data reading needed, and fast processing speed. The component selection of the probe power unit with the inductor and capacitor pair value is based on the maximum detectable fault resistance and the peak current deviation tolerance. A wider range of fault resistance can be identified for the fault location identification using the proposed design probe power unit. A modification of the probe power unit circuit associated with the proposed parallel fault identification flow can determine the exact fault segment line with the respective location. This fault identification solution provides information to the fault segment isolation of a complex network such as a meshed network.

Fault recovery is a final step of the fault protection process which recovery the non-faulty system back to normal operation. The DC distribution system has various facilities using a different power converter. The standard facilities in the microgrid include the grid interfacing system, the storage system, and the photovoltaic system. A DC circuit breaker is used as the fault interruption device instead of the AC circuit breaker in the DC distribution system. The different placement of DC circuit breaker needs different reconfiguration step than conventional AC circuit breaker for reconnecting the facilities back to the grid. The reconfiguration step is the order of action between the deblocking the power converter and the reclose of DC circuit breaker. The simultaneous connection and sequential connection is compared for the system recovery of facilities. The sequence of reconnecting each facility back to the DC network is demonstrated. Minimum transient of voltage and current profile is chosen as the system recovery step to achieve a stable fault recovery.

As above mentioned, the main reason for introducing fault tolerance and protection scheme into the DC system can increase overall system reliability. This protection scheme can prevent a harmful high current triggered in a fault event. In the result, the proposed solution can prevent damaging the non-fault device or facilities attached to the DC system and restore back the facilities into normal mode once the fault point is isolated from the system.
# Table of Contents

Chapter 1. Introduction ................................................................................................. 12
  1.1 Background ............................................................................................................. 12
  1.2 Motivation ............................................................................................................... 16
  1.3 Problem Description ............................................................................................ 19
  1.4 Proposed Solution and Contribution .................................................................... 21
  1.5 Objective ................................................................................................................ 22
  1.6 Organization of the thesis ...................................................................................... 22

Chapter 2. Literature review .......................................................................................... 24
  2.1 Fault Detection and Isolation - Circuit breaker .................................................... 24
     2.1.1 Mechanical circuit breaker ............................................................................ 24
     2.1.2 Power converter-based circuit breaker ......................................................... 25
     2.1.3 Hybrid DC circuit breaker ............................................................................ 27
     2.1.4 Solid-state DC circuit breaker ........................................................................ 29
     2.1.5 Impedance-source DC circuit breaker ............................................................ 32
     2.1.6 Summary of the circuit breaker ..................................................................... 34
  2.2 Fault identification .................................................................................................. 35
     2.2.1 Travelling wave method ............................................................................... 36
     2.2.2 Signal Injection based method ...................................................................... 37
     2.2.3 Offline Injection method ............................................................................... 39
     2.2.4 Summary of fault identification technique ..................................................... 40
  2.3 Fault Recovery ....................................................................................................... 41

Chapter 3. A Low Output Surge Current and Optimal Design for T-source DC Circuit Breaker 44
  3.1 T-source circuit breaker overview ........................................................................ 44
     3.1.1 Transfer Function ......................................................................................... 44
     3.1.2 Fault Clearing Waveform Overview ............................................................... 46
     3.1.3 Reflected Source Current ............................................................................. 47
  3.2 Circuit Breaker Operation and analysis ................................................................ 48
     3.2.1 Tripping Operation Analysis ......................................................................... 48
     3.2.2 Output Surge Current ................................................................................... 53
     3.2.3 T-source Circuit Breaker Design Procedure ................................................. 56
  3.3 Experiment Validation ......................................................................................... 57
  3.4 Modified T-source Circuit breaker ......................................................................... 59
  3.5 T-source Circuit Breaker Location in the DC microgrid System ......................... 61
  3.6 Conclusion .............................................................................................................. 64
Chapter 4. A High Accuracy Fault Location Identification for Single and Multipath Transmission Line

4.1 DC Line for Distribution System

4.2 Logarithm Decrement Technique

4.3 High Fault Resistance Probe Power Unit Design

4.4 Parallel path fault branch identification

4.4.1 Fault Identification of Multiple Parallel Path with Different Type and Different Length

4.4.2 Parallel Path Fault Identification Flow

4.5 Conclusion

Chapter 5. A Stable Restoration Sequence in Fault Recovery State

5.1 DC Microgrid system configuration

5.2 Reconfiguration Step of power converter and DC circuit breaker

5.2.1 Grid Interfacing System

5.2.2 Battery System

5.2.3 Distributed Generation System

5.2.4 Summary of Reconfiguration Step

5.3 The Reconnection Sequence of facilities to the DC Microgrid System

5.3.1 Simultaneous versus Sequential connection

5.3.2 Facilities Reconnecting Sequence

5.4 Conclusion

Chapter 6. Conclusion and Future Work

6.1 Conclusion

6.2 Future work

6.2.1 Circuit Breaker Tripping Characteristic at Different Location

6.2.2 Power converter Internal Fault

APPENDIX

A.1 Simulation data of the peak currents and damping frequency using TABLE 4-I

A.2 Simulation data of the peak currents and damping frequency using TABLE 4-IV

B.1 Grid Interfacing Converter Component Parameter Derivation

B.2 Battery Interfacing Converter Component Parameter Derivation

B.3 Photovoltaic Interfacing Converter Component Parameter Derivation

Reference
List of Figures

Fig 1-1. The examples of DC load, distribution generation system, and energy storage system ...................................................................................................................................................... 12
Fig 1-2. Energy Saving for different application in DC Building Distribution System[3] 13
Fig 1-3. The DC microgrid Meshed Network .................................................................................................................................................................................. 14
Fig 1-4. The Sequence of Fault Tolerance Process .............................................................................................................................................................. 16
Fig 2-1. The circuit Breaker type for the DC system .................................................................................................................................................. 24
Fig 2-2. (a) the common mechanical circuit breaker circuit diagram[59] (b) the commercial available mechanical switch ................................................................................................................................. 25
Fig 2-3. The replacement of antiparallel diode to the controllable switches for power converter based circuit breaker[63] ........................................................................................................................................... 26
Fig 2-4. The capacitor branch as a current limiter[12] .................................................................................................................................................. 26
Fig 2-5. The conceptual structure for hybrid circuit breaker .......................................................................................................................................... 28
Fig 2-6. The conceptual structure for solid-state circuit breaker ........................................................................................................................................ 29
Fig 2-7. The conceptual structure of impedance source circuit breaker ........................................................................................................................................... 32
Fig 2-8. Fault identification technique in the conventional transmission line ........................................................................................................................................... 35
Fig 2-9. The traveling wave propagates to the two end detectors at the fault occurrence .................................................................................................................................................. 36
Fig 2-10. The signal injection method schematic .................................................................................................................................................. 38
Fig 2-11. Fault Reconnection Sequence for the modular multilevel converter in the multiterminal DC system .................................................................................................................................................. 42
Fig 3-1. T-source Circuit Breaker and the current flow at a fault state ........................................................................................................................................... 44
Fig 3-2. The T-source circuit breaker at pre-tripping state equivalent circuit ........................................................................................................................................... 45
Fig 3-3. The Bode plot of T-source circuit breaker voltage transfer function ........................................................................................................................................... 46
Fig 3-4. Fault clearance waveforms of a) SCR current, b) SCR voltage, c) Capacitor current, d) Output Current ........................................................................................................................................... 47
Fig 3-5. Reflected source current at fault state .................................................................................................................................................. 47
Fig 3-6. T-Source Circuit Breaker Modelling of Pre-Tripping State ........................................................................................................................................... 48
Fig 3-7. The design flowchart of circuit breaker capacitance ........................................................................................................................................... 50
Fig 3-8. The flowchart result of the circuit breaker capacitance versus load capacitance ........................................................................................................................................... 51
Fig 3-9. Simulation of the tripping operation for various circuit breaker capacitance over 2mF load capacitance ........................................................................................................................................... 52
Fig 3-10. Simulation of the tripping operation for various transformer inductance over 2mF load capacitance and 1ohm fault resistance ................................................................. 52
Fig 3-11. Simulation of the tripping operation for various fault resistance over 2mF load capacitance and 90uF circuit breaker capacitance ................................................................. 53
Fig 3-12. Simulation of the tripping operation for various fault resistance over 2mF load capacitance and 450uF circuit breaker .................................................................................. 53
Fig 3-13. Modeling of the T-source circuit breaker at post-tripping state ..................... 54
Fig 3-14. Maximum output surge current over transformer inductance for various fault resistance ................................................................................................................................. 55
Fig 3-15. Simulation result of the output surge current with 11.4mH transformer inductance with various fault resistance ............................................................................................... 56
Fig 3-16. Experimental result of triggering 1ohm fault resistance .................................. 58
Fig 3-17. Experimental result of triggering 6.8ohm fault resistance ................................ 58
Fig 3-18. Simulation result of minimum SCR current over different series resistor value and various fault resistance ........................................................................................................... 60
Fig 3-19. Manual tripping modification for T-source circuit breaker ......................... 60
Fig 3-20. Simulation result of different modified resistance over the SCR current ...... 61
Fig 3-21. The proposed location for the T-source circuit breaker in DC microgrid system ............................................................................................................................... 62
Fig 3-22. The buses current simulation result of 50Ω load added at the load terminal ................................................................................................................................. 63
Fig 3-23. The buses current simulation result of 1Ω fault resistance triggered at the load terminal .......................................................................................................................... 63
Fig 3-24. The buses current simulation result of 1Ω fault resistance triggered at the transmission line between bus 1 and bus 3 .............................................................................. 64
Fig 4-1. Probe Power Unit ............................................................................................ 66
Fig 4-2. DC distribution transmission line modeling for (a) unipolar system (b) bipolar system ................................................................................................................................. 67
Fig 4-3. The probe power unit damping current with the first peak at $t_0 = \pi/2wd$ and $t_1 = 5\pi/2wd$ ............................................................................................................................. 68
Fig 4-4. Error measurement over the fault resistance and fault distance for the no damping coefficient technique, the least square error technique, and the logarithm decrement technique ........................................................................................................ 70
Fig 4-5 Error measurement with constant $C_p$ and varying $L_p$ ................................. 71
Fig 4-6. The proposed flowchart for the ratio of $L_p$ to $C_p$ ........................................ 73
Fig 4-7. The fault resistance over the quality factor ......................................................... 73
Fig 4-8. The inductance $L_p$ value with varying capacitance $C_p$ value with $Q$ is 2.066874
Fig 4-9. The error value over fault distance and fault resistance for $Q$ is 2.0668............ 75
Fig 4-10 (a) DC meshed network as the representation of parallel connection transmission line (b) Parallel probe power unit......................................................... 76
Fig 4-11. a) Fault at one of the multiple parallel transmission line path b) Equivalent circuit of a fault at one of the multipath transmission line paths ................................ 77
Fig 4-12 Error measurement of varying fault resistance test ............................................ 78
Fig 4-13 The simulation of result case 1 with same cable type and length ..................... 79
Fig 4-14. The simulation result of case 2: same cable type but different cable length: a) fault happens at cable A, b) fault occurs at cable B..................................................... 80
Fig 4-15 The simulation result of case 3: same cable length but different cable type: a) fault happens at cable A, b) fault occurs at cable C................................................. 81
Fig 4-16 The simulation result of case 4: different cable type and different cable length: a) fault path at cable B, b) fault happens at cable C.......................................... 81
Fig 4-17 Flowchart of parallel path fault identification..................................................... 82
Fig 5-1. DC Meshed Network ......................................................................................... 86
Fig 5-2. Power converter for a) grid interfacing system, b) storage system, c) photovoltaic system.................................................................................................. 87
Fig 5-3 Simulation test result of grid interfacing system with the reactivation of power converter at 1s and dc circuit breaker at 0.5s and 1.5s: a) load voltage, b) load current c) power converter switch current .................................................. 91
Fig 5-4. Simulation result of the active power control mode battery system with the reactivation of power converter at 1s and dc circuit breaker at 0.5s and 1.5s: a) Load voltage, b) load current c) zoom in load current in between 0.75s to 1.8s d) power converter switch current................................................... 92
Fig 5-5. Simulation result of the photovoltaic system with the reactivation of power converter at 1s and dc circuit breaker at 0.5s and 1.5s: a) power converter output voltage, b) load current, c) power converter switch current.................................................. 94
Fig 5-6. The Simulation result of the Simultaneous connection of facilities to the DC network: a) The DC bus voltage b) The DC bus current.............................................. 95
Fig 5-7. The Simulation result of the sequential connection of facilities to the DC network: a) The DC bus voltage b) The DC bus current (case A connection sequence of grid interfacing system, battery system, photovoltaic system) .................................................. 96

Fig 5-8. The simulation result of case B with the sequence connection is grid interfacing system, photovoltaic system, battery system: a) DC bus voltage and b) DC bus current ........................................................................................................................................ 98

Fig 5-9. The simulation result of case C with the sequence connection is battery system, grid interfacing system, photovoltaic system: a) DC bus voltage and b) DC bus current ..................................................................................................................................................... 99

Fig 5-10. The simulation result of case D with the sequence connection is battery system, photovoltaic system, grid interfacing system: a) DC bus voltage and b) DC bus current ..................................................................................................................................................... 99

Fig 5-11. The simulation result of case E with the sequence connection is photovoltaic system, grid interfacing system, battery system: a) DC bus voltage and b) DC bus current ..................................................................................................................................................... 100

Fig 5-12. The simulation result of case F with the sequence connection is photovoltaic system, battery system, grid interfacing system: a) DC bus voltage and b) DC bus current ..................................................................................................................................................... 101

Fig 6-1. The tripping characteristic of DC circuit breaker at a different location ...... 105
List of Tables

TABLE 1-I: The result of the output surge fault current to the nominal current for various topology .................................................................................................................................................................................. 20
TABLE 2-I: Summary of Power Converter-based Circuit Breaker ................................................................. 26
TABLE 2-II: Summary of the current limiter devices of smoothing capacitor for Power Converter-based Circuit Breaker .................................................................................................................................................. 27
TABLE 2-III: Summary of Different Type Hybrid DC Circuit Breaker ........................................................... 29
TABLE 2-IV: Summary of different type IGBT solid-state DC circuit breaker ............................................. 30
TABLE 2-V: Summary of different type SCR based solid-state circuit breaker ............................................. 31
TABLE 2-VI: Summary of Z-source circuit breaker ......................................................................................... 33
TABLE 2-VII: Summary of the transformer-based impedance source circuit breaker .................. 34
TABLE 2-VIII: Summary of traveling wave fault location identification ..................................................... 37
TABLE 2-IX: Summary of signal injection method fault location identification ......................................... 39
TABLE 2-X: Summary of offline injection method fault location identification ......................................... 40
TABLE 3-I: Component parameter for T-source circuit breaker ................................................................. 45
TABLE 3-II: The selected parameter for T-source circuit breaker ............................................................... 56
TABLE 3-III: The Experiment Parameter for T-source Circuit Breaker ......................................................... 57
TABLE 4-I: Simulation parameter for the probe power unit and transmission line ........................................ 69
TABLE 4-II: Error Measurement of the no damping, least square error, and logarithm decrement technique .................................................................................................................................................................................. 70
TABLE 4-III: The Calculated Fault Resistance using Damping Coefficient .................................................. 70
TABLE 4-IV: Simulation parameter for the probe power unit and the transmission line for Q=2.0668 .................................................................................................................................................................................. 75
TABLE 4-V: The error value of Q is 2.0668 for various fault resistance and fault distance .................................................................................................................................................................................. 75
TABLE 4-VI: Different Cable Parameter ......................................................................................................... 78
TABLE 4-VII: Simulation parameter for the probe power unit and transmission line ................................. 83
TABLE 4-VIII: Simulation parameter for the probe power unit and transmission line ................................. 83
TABLE 5-I: Single Phase PWM Rectifier Components Parameter ................................................................. 88
TABLE 5-II: Synchronous Boost Converter Components Parameter ............................................................ 88
TABLE 5-III: Boost Converter Components Parameter .................................................................................. 89
TABLE 5-IV: The action timing of each facility in the DC system ................................................................. 96
Chapter 1. Introduction

1.1 Background

The distributed energy is one of the methods to cope with the electrical energy rising demand. The integration of renewable energy sources is the distributed generation to the power systems. As renewable energy sources are intermittent, energy storage system is introduced to act as an additional power buffer to the power system. At the last-mile power system, the use of DC loads is increasing in the coming future. Fig 1-1 illustrated a few examples of DC load, distribution generation system, and energy storage system.

With the emergence of DC energy systems and the increasing use of DC loads, the DC distribution system can achieve a higher overall system efficiency. The increase in system efficiency is due to the reduction in power conversion stages such as power factor correction and rectifier circuit\[1\]. \[2\] shows the power loss of each energy conversion is about 2.5%. In contrast, the utilization of the DC to the distribution system has lower conversion losses. For example, every single DC load require a power factor correction circuit and a rectifier in the adapter when connecting to the AC system. The introduction of DC distribution systems can eliminate the power factor correction circuit and rectifier with the result of enhancing overall system efficiency, reducing the power converter size, and reducing the power losses at every conversion point.
In fact, the DC system has a benefit of eliminating the low-frequency ripples generated from the loads and the AC grid system. This low-frequency ripples can cause a low-efficiency energy harvesting for the renewable energy system due to difficulty in tracking the maximum power point. Apart, the connection of renewable energy system has to meet the requirement of the AC distribution systems inherent features such as frequency synchronization and reactive power issues whereas these features are immune in the DC distribution system. Several research entities such as Zero Energy Building Consortium and EMerge Alliance show the utilization of the DC system to a building can achieve a significant energy saving[3]. Fig 1-2 shows the summary result of energy savings for each application when applying DC systems to a building.

A 48Vdc voltage is now widely used for switching facilities, servers, and routers in telecommunication building. The exponential increase of DC load causes the load current drawn higher. Eventually, the low voltage and large current will cause more power loss at the transmission line. The system needs bigger size cable for more power transmission and would incur a higher cost for the adoption of DC system at the distribution. For the low voltage power loss problem, the NTT group proposed a voltage level with 380v for the DC distribution systems in the year 2008[4]. The standard communities such as ETSI and EMerge Alliance have formulated a standard that deals with 380V for the DC distribution system[3]. [5] shows the efficiency comparison of several different voltage levels for DC and AC as the system. The result shows 380Vdc has better efficiency in the high load condition.

The introduction of the DC system is an outgrowth concept for the multi-terminal system with different facilities. A meshed network was proposed in [6] and the adoption of the meshed network as the DC distribution system network in this research. The chosen of the meshed network is due to higher reliability in comparison to the radial network in term of fault. The meshed network has the advantage of
recover back entire facilities with the occurrence of a fault in any transmission line segment. Fig 1-3 shows four terminals meshed DC network[7, 8]. The commonly seen facility in the distribution system is grid interfacing system, storage system, renewable energy system. For a country in the tropical zone such as Singapore has rich sunlight. The utilization of solar energy produced DC energy from the photovoltaic cell is the primary choice as the distributed generation source. These facilities are located at different places in the meshed network as shown in Fig 1-3 with a 380Vdc in normal operation.

![Fig 1-3.The DC microgrid Meshed Network](image)

Of the introduction of the DC distribution system and the advantages, one of the main challenges of the DC distribution system implementation is the fault protection. The continuous fault current in the DC system has the consequences of destructive arc erosion effect at the fault location, the system-wide collapse of the bus voltage, loss of power, and possibly damage another non-fault application.

The cause of a fault in the DC system is usually a short circuit of at the DC transmission line or the load side. The short-circuit fault is categorized as the line to line fault and the line to ground fault. The line to line fault is generally a short circuit in between positive and negative phase, whereas the line to ground fault occurred when either positive or negative phase is shorted circuit to ground. The characteristic of line to line faults are usually a low fault impedance, and the characteristic of line to ground faults can be high fault impedance and low fault impedance depending on the grounding configuration[9, 10]. The fault with low impedance can cause an overcurrent effect to the DC system, and, propagates to other healthy section of the networks eventually.
Typically, the two sources feed the fault are: 1) the power source through power converters from the grid, renewable energy, and storage system, uninterrupted power service system, etc. 2) the smoothing capacitor in the power converter. The fault withdraws a large magnitude fault current from the power source and discharges the stored energy from the smoothing capacitor toward the fault point in a short time. Consequently, DC system results with a high amplitude fault current in short rise time. The derivation of fault currents from the power source and the capacitor are shown (1-1) and (1-2) respectively[11-13]. The $V_{dc}$ is the line voltage, $R$ is the summation of fault resistance and DC transmission line resistance, $L$ is inductance in the DC transmission system, $C$ is the smoothing capacitor in the power converter, $\xi$ is the damping ratio of the fault current drawn.

\[
\begin{align*}
  i_{\text{fault}}(t) &= \frac{V_{dc}}{R} \left( 1 - e^{-\frac{R}{L}t} \right) \\
  i_{\text{fault}}(t) &= \frac{V_{dc}}{L\xi} e^{-\frac{R}{2L}t} \sin(\xi t) \\
  \xi &= \sqrt{\frac{1}{LC} - \frac{R^2}{4L^2}} 
\end{align*}
\]

The high magnitude fault current flow to the DC system as the fault consequences brings out a research topic with the major aim is to develop an effective fault tolerance solution to increase the resiliency of the DC distribution system. A robust fault tolerance and protection solution can minimize the effect of fault disturbance and recover the DC system back to normal operation. The fault tolerance process consists of fault detection, fault isolation, fault identification, fault recovery with the process sequences as shown in Fig 1-4. Few literature reviews presented in the sequence of the fault identification is taken places before the fault isolation. The reason is due to a fault current limiter is exploited as the device to suppress and limit the fault current before fault isolation[14-17]. For an AC system, the long breaking operation time before the tripping of the mechanical circuit breaker is used as identifying the fault segment and fault location. However, the DC system would like to have a fast speed isolation device in the absence of the fault current limiter device. A shorter tripping time can reduce the magnitude of fault current significantly. Hence, the fault isolation should have taken place before the fault identification for a DC system with a result of reducing the fault current magnitude feeding to the DC system.
The fault detection is a step that makes a judgment of the presence of a fault in the downstream system. The detection device provides fault information to the fault isolation device and to interrupt the continuous feeding of fault current. The fault identification is a step that determines the fault segment and location in the system and provides the information for further isolates the fault segment for the system recovery purpose. Finally, the fault recovery will take place to reconfigure the system and restore back to normal operation for the non-faulty device in the DC system.

1.2 Motivation

For an AC system, the conventional solution for the protection is the utilization of an AC circuit breaker or a fuse to detect and isolate the fault. The fuse and AC circuit breaker can interrupt the fault current. The AC circuit breaker trips at the zero crossing points which occur at every half period to extinct the arc between the parting contacts. However, the DC fault is not the same as the AC fault. The DC fault does not have a natural zero current crossing so that the arc can be extinguished when the AC breaker opens. One method of using the AC breaker for DC fault protection is to locate the AC breaker at the AC side of the power converter, and a DC switch at the power converter DC end to interrupt the DC fault [18-20]. The AC circuit breaker trips the fault current first, and the DC switch activates once it has fallen smaller than the threshold magnitude. The entire fault isolation process takes a time of around 0.1s. This interruption time is relatively slow for a DC system and might have a chance to damage the equipment attached to the DC end. A fast fault interruption speed can reduce the consequences of high magnitude fault current propagates along the DC system. Hence, an alternative fault isolation solution for the DC system is required instead of the commercially available AC circuit breaker.

Alternatively, the introduction of the hybrid circuit breaker[21-27] and the solid-state circuit breaker[28-31] can resolve the DC fault. Hybrid circuit breaker requires additional auxiliary solid-state device together with a mechanical circuit breaker to isolate the fault. The slow speed mechanical switch in the hybrid circuit breaker is the limiting factor of the circuit breaker tripping speed. Typically, the tripping
process can up to a millisecond time and consequently may result in a high fault current. A solid-state circuit breaker can increase breaking speed, but its disadvantage is in its operating losses.

Moreover, most of the hybrid and solid-state circuit breaker require an additional current sensor to detect a fault which would increase the time of fault isolation process and increase the cost. The SCR device has a relatively low conduction loss than the other solid-state device such as IGBT[32]. In existing literature together with the SCR device, the use of impedance-source network circuit breaker is a kind of SCR solid-state circuit breaker. The impedance-source network circuit breakers in existing literature are cross Z-source[33], parallel Z-source[34], series Z-source[35], and coupled inductor[36].

However, different impedance-source circuit breakers have their disadvantage. The crossed Z-source does not provide common ground between source and load terminal due to the return path inductor placement. There is no common connection at the negative rail for the input and output terminal of the circuit breaker. The parallel and series Z-source has a reflected current at the source after fault clearance. The reflected-source current is due to an inductor is placed at the source side that causes the current across source inductor cannot vanish immediately. A transformer-based impedance source circuit breaker termed as coupled-inductor circuit breaker preserves a common ground connection and zero-reflected current. However, the coupled-inductor circuit breaker has a notch filter behavior with the improper design. A new topology was proposed in [37] terms as T-source circuit breaker can also cope with common ground, zero reflected source current. At high frequency, the T-source circuit breaker is a resonator, and it has an attenuation behavior and negative phase if primary to secondary transformer winding ratio is more than one. Compare to previous Z-source circuit breakers topology, T-source circuit breaker requires only a transformer, and one capacitor, which can reduce the use of one capacitor and one inductor core compare to previous introduced Z-source circuit breakers. The component reduction shows an increase in overall system reliability and a cost reduction. As a result, the fault detection and isolation device in this research is the T-source circuit breaker.

After the tripping process, a fault segment and location are required to identify and isolated before a system restores back to normal operation. Without this action taken, the system recovery will turn into a tripping state again if there is a permanent
fault in the DC system. A high accuracy fault identification solution can ease the task of inspection, maintenance, and the repair work. It can also speed up the restoration service and possesses the merit of less maintenance cost. For an AC system, the adoption of phasor measurement unit is the common method for fault location identification [38-42]. This approach utilized the synchronize positive sequence of voltage and current measurement on each bus to determine the fault branch and fault location. The fault isolation of the AC system has a millisecond range of time before circuit breaker tripping. This feature allows the caption of voltage and current data measurement before tripping. However, the difficulty of phasor measurement unit apply in the DC system is the absence of the voltage and current measurement after tripping. The DC system requires a fast speed tripping to interrupt the fault current to prevent the consequences of high magnitude fault current in the DC system.

The traveling wave method and the injection-based method are the two-major fault location identification approaches that are using for the DC system. The traveling wave method utilizes the propagation wave along the transmission line and the surge arrival time to determine the fault location. A single-end traveling wave method using two consecutive reflected waves to determine the fault location identification [43-48]. Two end traveling wave method captures the waves at both ends of the feeder [49-51]. High dependencies of sampling time, sampling synchronization (for two ended method), and uncertainties of traveling wave propagation velocity determine the accuracy of fault location identification. The injection-based method uses an extra voltage transformer [52, 53] or compensation coil [54, 55] as the injection tool to identify the fault location. These injection methods require multipoint measurement for the fault location identification.

On the contrary, the offline method has a great advantage of localized fault after source-fault isolation. The time-frequency Domain Reflectometry method is an offline method and taking the Euclidean distance as the fault location [56]. The measurement of fault distance is the time differences of time-frequency distribution of injected reference signal to the cable and the reflected signal. Alternatively, the probe power unit as an offline single-ended method was introduced to identify a fault location[13]. The probe power unit injects a resonant current to the transmission line. The injected current decaying with time and this decay factor contains the fault information which allows identifying fault location. The probe power unit has the benefits of high accuracy with low data acquire needed. It has an advantage of no
waiting reflected signal compare to the time-frequency Domain Reflectometry method which results with no sampling time required. The injected signal velocity from the time-frequency domain reflectometry method is dependent on the transmission medium and might be distorted when the injected signal is traveling along the transmission medium. Hence, the probe power unit method is the better option chosen as the offline fault identification device for the fault location identification in this research.

The fault recovery is the final step of the fault protection process. The system recovery can entirely or partially restore the system back to normal operation without waiting for repairing and staying at outage for the whole system. However, the literature of the fault recovery of the power system is rare. The system stability of reconnecting the application back to the DC system is the most concern for system recovery. A stable DC voltage and current in the DC system is the goal of system recovery. In the DC system, various facilities application in the DC distribution system that adopts a different type of power converter. Each facility power converter performs differently toward the DC distribution system.

A system reconfiguration sequence was proposed for an offshore wind farm integration to the grid with the adoption of the modular multilevel converter(MMC) as the common converter in the multi-terminal HVDC(MTDC)[20, 57]. However, the adoption of AC circuit breaker system reconfiguration can have a different result for DC circuit breaker due to the placing of DC circuit breaker is at power converter DC side. The DC circuit breaker that using the same reconfiguration step as AC circuit breaker can result with high transient DC voltage at the initialization stage.

1.3 Problem Description

Of all the listed advantages of the T-source circuit breaker, there are few limitations in existing literature review:

1) The transformer inductance and the capacitance selection of the T-source circuit breaker prototype design in [37] are 232mH and 940uF respectively. These components values are oversized and relatively large for 15V input voltage. In contrast, the transformer inductance and the capacitance chosen of the T-source circuit breaker for the simulation in [37] are 240uH and 100uF. These component value might cause tripping to fail when the load capacitor is large.
2) The circuit breaker current rating is not stated in the literature which is the important metric for the circuit breaker.

3) High output surge fault current may damage the to the downstream attached device. Low output surge fault current to the nominal current ratio indicates good effectiveness design for the impedance-source circuit breaker. TABLE 1-I shows the comparison of different transformer-based impedance source circuit breaker. From the experiment and simulation result, the coupled inductor circuit breaker has a relatively high metric ratio of output fault surge current to the nominal current. The design of T-source circuit breaker in [37] for simulation and experiment is different. The metric ratio of 15 for the simulation result is high whereas the metric ratio for the experimental result is low due to the high-value transformer magnetizing inductance 232mH.

TABLE 1-I: The result of the output surge fault current to the nominal current for various topology

<table>
<thead>
<tr>
<th>Topology</th>
<th>Simulation</th>
<th>Experiment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Nominal Current</td>
<td>Output Fault Surge Current</td>
</tr>
<tr>
<td>Coupled-Inductor</td>
<td>2A</td>
<td>75A</td>
</tr>
<tr>
<td>[14]</td>
<td>1000A</td>
<td>15000A</td>
</tr>
<tr>
<td>T-source [17]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Of all the listed advantages of the probe power unit, there are few limitations in existing literature review:

1) The fault location identification using probe power unit has not considered the damping coefficient, and the natural frequency was assumed the same as the damping frequency [13]. The inconsideration of damping coefficient technique brings a low accuracy at high fault resistance and short fault distance. Another technique in the literature is the probe power unit associated with the least square error method to find out the damping coefficient [58]. The least square error method provides a result with the error reduction for the fault distance measurement. However, this technique requires high numbers of data reading with using pseudo-inverse matrix solution. This technique has the disadvantages of slow computation time and low accuracy for high fault resistance.

2) There is no investigation of high fault resistance for the fault location identification. Taking underdamped current into consideration, the selected inductor and
capacitor pair value of the probe power unit design in [13] can only identify the fault location with the maximum fault resistance is 9.866ohm

Of all the listed existing fault recovery sequence, the existing literature review does not show:

1) The effect of adopting the DC circuit breaker and the sequence of reconfiguring the power converter and DC circuit breaker.
2) The comparison of simultaneous connection and sequence connection
3) The comparison of different connection sequence for the facilities to the DC network

1.4 Proposed Solution and Contribution

The design of the T-source circuit breaker for optimum size and achieve a low output fault surge current is presented in this thesis. The introduction of the T-source circuit breaker model to provide a mathematical derivation and design analysis for the components selection of the T-source circuit breaker. The load capacitor and the desired maximum added load/minimum added resistance are the metrics of circuit breaker capacitor selection. The selection of transformer inductance is determined by the current rating of the circuit breaker in which the output surge fault current does not exceed the current rating. Additionally, the T-source circuit breaker is modified to achieve manual tripping capability for device protection. The resistor used for modification circuit is determined based on the current rating to ensure manual tripping work.

The probe power unit is a device for fault location identification. A simpler fault location identification technique to obtain the damping coefficient using logarithm decrement technique is presented in this thesis. The logarithm decrement technique can increase a much better accuracy with the advantages of less data reading needed and fast processing speed. The inductor and capacitor of the probe power unit are reselected to achieve a higher range of fault resistance for fault location identification. The peak current deviation tolerance and the maximum detectable fault resistance are the factor in determining the probe power unit inductor and capacitor pair value. Adding the current probe at each junction terminal to form a parallel probe power unit and the proposed parallel path fault identification flow can accurately identify the fault segment and the fault distance of the multiple parallel path networks.
In the extension from the existing literature, the reconfiguration step of grid interfacing system, storage system, and distributed generation system back to the DC system are shown. The reconfiguration step shows the priority of the reclose of DC circuit breaker and deblock the power converter for each facility. The comparison of simultaneous connection and sequence connection for the facilities to the DC network. Apart, the connecting sequence of all facilities at different timing to the DC system is compared for the system recovery.

1.5 Objective

There are several objectives for the fault protection process of DC distribution systems. The following is the list of scope:

1. Design an optimum size for the T-source circuit breaker and achieve a low output fault surge current.
2. Increase the accuracy of probe power unit solution for the fault location identification in the DC system and widen the fault resistance range for fault location identification.
3. Show a stable system recovery process with least transient for different facilities reconnected back to the DC distribution system

1.6 Organization of the thesis

Chapter 1 introduces the background, motivation, problem description, proposed solution and contribution, the objectives of each section, and the organization of this thesis.

Chapter 2 shows the literature review of solid state, hybrid, impedance-based DC circuit breaker. This chapter also presents the literature review of the previous solution for fault segment and location identification. The fault identification technique includes a traveling wave method and a signal injection method. The last part is the recovery process literature review.

Chapter 3 shows the T-source circuit breaker basic operation, analysis, and the component value determination. The modeling of the T-source circuit breaker is pre-tripping modeling and post-tripping modeling. The pre-tripping model is used as the analysis of the tripping operation, and the post-tripping model is a reference for output fault surge current. Then, a design flow is introduced for the component sizing purpose. Finally, the simulation result verifies the chosen component design. In addition, a
modifying the T-source circuit breaker to achieve the manual breaking capability is shown.

Chapter 4 presents the use of probe power unit with the propose logarithm decrement technique for fault distance calculation. The comparison of the propose logarithm decrement technique with the no decay technique and the least square error technique is shown. Then, the probe power unit is redesign based on a proposed flowchart to widen the range of fault resistance for fault location identification. The comparison of fault distance calculation accuracy is illustrated for a various range of fault resistance for the selected components of the probe power unit design. The introduction of parallel probe power unit for identifying multiple parallel paths. The modification probe power unit associated with the multipath fault identification flow can identify the fault segment and fault distance.

Chapter 5 demonstrates the fault recovery reconfiguration and the reconnection to the facilities in the DC system. The facilities in the DC system consists of grid interfacing system, storage system, and the photovoltaic system. The commonly seen power converter for each facility is selected. The reconfiguration step of reclose the DC circuit breaker and deblock the power converter. A comparison of simultaneous connection and sequences connection to the DC network is compared. Finally, the sequences of reconnecting the facilities back to the DC system is illustrated. The reconnection with the result of least transient in voltage and current is chosen for the system recovery.

Chapter 6 concludes the proposed fault protection solution. Then, a discussion of the future work with the fault tolerance solution that can improve the reliability of the DC distribution system is presented.
Chapter 2. Literature review

2.1 Fault Detection and Isolation - Circuit breaker

Many tripping devices were proposed for the DC system, such as a fuse, mechanical circuit breaker, power converter based circuit breaker, solid-state circuit breaker, hybrid circuit breaker, impedance-source network circuit breaker. The fuse interrupts the fault current by melting the conduction wire when the current over the threshold with generating heat within the device. However, the fuse has a problem with a long time constant and incapable to reuse. For the AC circuit breaker as mentioned in chapter 1, the interruption process takes a long time, and it generates a dangerous arc for a non zero crossing current interruption. Hence, the fuses and AC circuit breaker are not considered to be used as the tripping device in the DC system. Fig 2-1 shows a summary of the literature review of the interruption device for the DC system. The following will discuss the pros and cons of each source interruption device for DC system fault isolation.

Fig 2-1. The circuit Breaker type for the DC system

2.1.1 Mechanical circuit breaker

Fig 2-2a shows a general mechanical DC circuit breaker circuit diagram which consists of a varistor, a mechanical switch, and a commutation path[59]. The modeling and the control logic of mechanical DC circuit breaker were presented in [60]. The current flow through the mechanical switch at normal operation and commutated to the commutation path at the fault state for the current interruption. The DC mechanical circuit breaker tripping process diverts the fault current from the mechanical switch to the commutation path. The commutation path consists a series inductor-capacitor component that generates an oscillation current at the fault event to cause the current zero-crossing. The commonly seen vendors of DC mechanical circuit breaker in the market are ABB, Schneider, Siemens, Carling [61]. The example of mechanical DC circuit breaker is illustrated in Fig 2-2b. The DC mechanical circuit breaker has a drawback of slow speed interruption which the interruption time is about 5ms. [59] show a
mechanical circuit breaker can interrupt 5kA current in 3ms. The slow speed tripping of mechanical DC circuit breaker will cause a high magnitude of fault current drawing to the fault. Consequently, the high magnitude fault current has a chance to damage interval device attached.

2.1.2 Power converter-based circuit breaker

A direct power or current control associated with the integration of fault current handling capability within the power converter can shut down the gating of a power converter to transform it into a fast acting current limiting circuit breaker[62].

However, certain power converter such as a single phase-controlled rectifier does not fully interrupt the fault current even the gating is shut down. The replacement of all uncontrollable diodes in the power converter to an active switch can achieve current limiting capability[63]. Fig 2-3 shows a single-phase rectifier as an example of a power converter-based circuit breaker with the replacement of an antiparallel diode to the controllable switches. The modification of power converter to power converter based circuit breaker has the advantage of no additional power loss across the breaking device at the conduction state as compared to the common series circuit breaker. However, a high number of controllable switches in the power converter for the circuit breaker transformation will lower the system reliability, and the original control method require a change.
However, the smoothing capacitor in the power converter discharges during fault remains is uncontrollable. The high discharging current can cause damage to the attached equipment in the DC system[64]. A modification of the smoothing capacitor by adding switching devices and inductor in series can limit the discharging current during a fault happens. Fig 2-4 shows the modified smoothing capacitor branches with the series inductor is added to limit the fault discharging current. The drawback is an additional power loss in the normal operation due to the charging and discharging of the smoothing capacitor with the current pass by the switching device[12].
[63] shows the emitter turn off (ETO) thyristor as a current limiting device and can be placed at in series with the smoothing capacitor. The ETO can achieve a low power loss in normal operation. However, the ETO is no adopted as the current limiting device in practical is due to the ETO has an enormous size compared to the size of the power converter[65].

In overall, the transformation of the power converter to a circuit breaker has the concern of auxiliary controlled, uncontrollable diode replacement, and smoothing capacitor modification. All the changes in the power converter can bring the system to a more complex level.

<table>
<thead>
<tr>
<th>Table 2-II: Summary of the current limiter devices of smoothing capacitor for Power Converter-based Circuit Breaker</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Smoothing capacitor modification</strong></td>
</tr>
<tr>
<td><strong>Circuit diagram</strong></td>
</tr>
<tr>
<td><strong>function</strong></td>
</tr>
<tr>
<td><strong>disadvantage</strong></td>
</tr>
</tbody>
</table>

2.1.3 Hybrid DC circuit breaker

The integration of mechanical switch and snubber static branch form a hybrid circuit breaker. The hybrid circuit breaker was introduced in the early literature [21], and the general review of the hybrid circuit breaker is shown in [66]. The hybrid circuit breaker has the benefit of low conduction loss due to the current only pass through the mechanical switch in the normal operation. The hybrid circuit breaker tripping operation relies on the conduction of static branch solid state device with the current across the mechanical circuit breaker initially and commutates to the static branch solid-state device. The solid-state device is turned off for fault current interruption at the time when the mechanical switch is fully opened. The fault current is then transferred to the absorber or varistor with high resistance to dissipate the energy. A sketch as shown in Fig 2-5 illustrates the basic hybrid DC circuit breaker structure which is the same as the solid-state circuit breaker but an additional mechanical switch.
[23] proposed the utilization of a dumped resistor as the parallel dissipation circuit that diverted the fault current from a solid-state device for voltage suppression. [22, 24] introduces a hybrid circuit breaker design that utilizes the IGCT as the static solid-state device branch. The IGCT in the chain connection can sustain the high breaking voltage, and the parallel connection of IGCT has a safe interruption of high current. A diode in series to IGCT and the snubber diversion circuit can guarantee the turn-on reliability of the parallels IGCT. [25] presents the hybrid circuit breaker turn off characteristic with the principle of zero voltage and zero current switching to divert the fault current from the mechanical switch to the static switch branch and varistor. An IGBT with a snubber resistor, a Zener diode at the gate for voltage protection, and a MOSFET device in a series arrangement can be used as blocking the fault current flown was proposed in [26]. The modeling and the control logic of hybrid circuit breaker were presented in [27] and can be used as a reference to design the desired current rating and the tripping time.

In overall, the hybrid circuit breaker has relatively slow speed fault clearing. The commutation in between the mechanical switch and static branch prolongs the breaking time. Typically, the tripping process for hybrid circuit breaker requires at least 1milisecond for the complete interruption of fault current. The long breaking time can cause a high fault current surpasses into the DC system.
TABLE 2-III: Summary of Different Type Hybrid DC Circuit Breaker

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| function               | • Dumped resistor as the varistor to divert the fault current from solid state branch  
                          • Reduction of interruption time compare to the mechanical circuit breaker | • Diverted the fault current to the static breaker for fault current interruption  
                          • Withstand high transient voltage  
                          • Before being interrupted under forced commutation, the commutation of the static branch to the capacitor and inductor branch form an oscillation and bring the current of a mechanical switch and static branch to zero  
                          • Allow high current commutation | • Does not state the interruption time but more than 2ms |
| disadvantage           | • 20ms interruption for 400A  
                          • 50ms to 1s interruption time for 1kA to 6kA fault current |                                             |                                             |

2.1.4 Solid-state DC circuit breaker

The integration of solid-state devices such as GTO, IGCT, IGBT with resistor, inductor, and capacitor components stimulates the development of the solid-state circuit breaker. The solid-state circuit breaker has the benefit of no modification of power switches is necessary for a power converter and is relatively breaking faster than a fuse and mechanical protection device. Fig 2-6 shows the common solid-state circuit breaker structure. A detection circuit with the driver and control circuit prompts the solid-state device to turn off at the fault event.

![Solid-state DC circuit breaker diagram](image)

Fig 2-6. The conceptual structure of solid-state circuit breaker

The IGBT solid state circuit breaker can achieve fast speed interruption and withstand a high short circuit current[31]. The IGBT device has the additional advantage of low driving power to the gate, and it is commercially available. In the literature review, the transient voltage when the switch opening and the transient current
triggered from the fault can damage the solid-state device easily. [28] realizes the solid-state circuit breaker with a high blocking voltage capability by connecting multiple series IGBT devices and commutating the fault current to the parallel snubber circuits. [29] upgrades the circuit breaker configuration by adding the freewheeling diode connecting across the output terminal to clear the fault current. This freewheeling diode has the advantage of reducing the surge voltage. The freewheeling diode will turn on at the transient voltage state and bypass fault current when the charging of snubber capacitor is full. The solid-state circuit breaker can increase the tripping speed by a pre-charged capacitor in a passive network to force commutate off the main solid state switching device during fault operation[30].

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td><img src="image" alt="Circuit Diagram" /></td>
<td><img src="image" alt="Circuit Diagram" /></td>
<td><img src="image" alt="Circuit Diagram" /></td>
</tr>
<tr>
<td>function</td>
<td>• commutating the fault current to the parallel snubber circuits • high blocking voltage capability</td>
<td>• turn on at the transient voltage state and bypassing fault current when the charging of snubber capacitor is full • suppress the surge voltage • the reduction of the absorbed energy in the varistor</td>
<td>• pre-charged capacitor force commutates off the main circuit breaker • increase the tripping speed</td>
</tr>
<tr>
<td>disadvantage</td>
<td>• High conduction loss</td>
<td>• High conduction loss</td>
<td>• Require a pre-charging to the capacitor for the tripping operation • High conduction loss</td>
</tr>
</tbody>
</table>

An introduction of SiC static induction transistor(SIT) device as shown in [67] can reduce the overvoltage and transient oscillation. The SiC-SIT also has the benefit of extremely low on-state resistance. [68] shows an introduction of a SiC junction gate field effect transistor(JFET) device. The JFET device has a normally on capability and a very low resistance at normal on state. A voltage sensor circuit senses the drain-source
voltage and draws power from the fault condition to turn off the JFET device. The protection signal is driven using a fast-starting isolated dc-dc converter[69]. However, the proposed JFET circuit breaker has a high number of component counts which can lower the reliability of the circuit breaker.

For switching device technology, the SCR/thyristor device has lower conduction loss than IGBT device has higher due to half the on-state voltage. [70] presents an introduction of gate turn-off thyristor(GTO) device as the solid-state circuit breaker. The GTO has a controllable turn on and off capability. It has the benefit of high voltage blocking capability, a low on-state voltage, and a low turn off power loss. However, a slow switching speeds capability for GTO can cause a rise of high current magnitude for switching off in the fault condition. The integrated gate commutated thyristor(IGCT) is another type of gate turn off devices evolve from the thyristor[71]. The behavior of IGCT with a low conduction loss, high voltage rating, and high current rating are the advantages of IGCT can be used as a circuit breaker and presented in [72]. The switching speed of IGCT is considerably slower than IGBT. As a comparison, the IGBT device is appropriate for a downstream low current rated circuit breaker which requires a high-speed fault current interruption, and the IGCT device is a good choice for medium range rated current such as transmission line[32].

<table>
<thead>
<tr>
<th>Thyristor based Solid-state circuit breaker</th>
<th>GTO circuit breaker[70]</th>
<th>IGCT circuit breaker [71, 72]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td></td>
<td></td>
</tr>
<tr>
<td>function</td>
<td>• High voltage blocking capability • Low on state voltage • Low turn off loss</td>
<td>• High voltage rating • High current rating • Low conduction loss</td>
</tr>
<tr>
<td>disadvantage</td>
<td>• Slow switching speed</td>
<td>• Slower than IGBT</td>
</tr>
</tbody>
</table>

In overall, the primary disadvantage of IGBT based solid state circuit breaker is a high-power loss over the semiconductor device in normal operation. The SCR based solid state circuit breaker using GTO and IGCT device can be taken as another trend of the solid-state circuit breaker to lower the conduction loss. The tradeoff for SCR based circuit breaker is a lower turn off speed compare to IGBT based circuit breaker.
2.1.5 Impedance-source DC circuit breaker

Most of the hybrid and solid-state circuit breaker require an additional current sensor to detect a fault which would prolong the fault tolerant time and increase the cost. The introduction of impedance-source network circuit breakers is treated as another trend of solid state circuit breaker. The impedance-source circuit breakers are reconfigured from the impedance source inverter with the introduction of additional zero states for further boost or buck the output by shorting the switches of the similar leg. The impedance-source based circuit breaker can be considered as a type of solid-state circuit breaker with the utilization of resonant current that produced at fault event to trip the circuit breaker at the zero-crossing current. The SCR device is chosen as the solid-state device due to low conduction loss and the natural cut off at zero-crossing. The impedance-source network circuit breaker has the additional benefit of no additional sensor required for the fault detection. Fig 2-8. shows the structure of the impedance-source based DC circuit breaker.

![Diagram of impedance-source DC circuit breaker](image)

Fig 2-7. The conceptual structure of impedance source circuit breaker

The first impedance-source circuit breaker introduced in [33] is the crossed Z-source circuit breaker. The arrangement of capacitors pair is in a cross in between positive and negative rail. The inductors are placed at forward and return path of crossed Z-source circuit breaker. The drawback of crossed Z-source circuit breaker is no common ground for this topology due to no common connection at the negative rail between the input and output terminal.

A parallel Z-source circuit breaker is a modification topology of the crossed Z-source circuit breaker[34]. The inductor and capacitor circuit are placed only in the forward path. The placement of the capacitor is in parallel to the inductor. [35] proposed an evolvement of the parallel Z-source circuit breaker to achieve the series Z-source circuit breaker. The series Z-source circuit breaker rearrange the source capacitor by connecting it across forward and return path. The parallel and series Z-source circuit breakers have an inductor that is placed on the source side. This inductor
placement could reflect a significant current remain at the source after fault clearance. The current across source inductor cannot vanish immediately. Hence, the reflected fault current appeared at the source after fault tripping taken place.

TABLE 2-VI: Summary of Z-source circuit breaker

<table>
<thead>
<tr>
<th>Impedance source circuit breaker</th>
<th>Crossed Z-source[33]</th>
<th>Parallel Z-source[34]</th>
<th>Series Z-source[35]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td>![Circuit Diagram]</td>
<td>![Circuit Diagram]</td>
<td>![Circuit Diagram]</td>
</tr>
<tr>
<td>function</td>
<td>• Fault current source from the Z-source capacitor and revert the current, SCR cut off at zero current crossing point • No reflected source current</td>
<td>• Fault current supplied from the Z-source capacitor and revert the source current, SCR cut off at zero current crossing point • A common ground connection</td>
<td>• Fault current source from the Z-source capacitor and revert the source current SCR cut off at zero current crossing point • A common ground connection • half the reflected source current compared to the parallel-connected topology</td>
</tr>
<tr>
<td>disadvantage</td>
<td>• no common ground</td>
<td>• Reflected fault current at the source</td>
<td>• Reflected fault current at the source</td>
</tr>
</tbody>
</table>

[36] introduced a transformer-based circuit breaker termed as the coupled-inductor circuit breaker. This topology preserves a common ground connection and zero-reflected current. However, the coupled-inductor circuit breaker has a notch filter ability but not a low pass filter. The chosen component parameter can cause a large surge fault current. [37] proposed another transformer-based circuit breaker termed as a T-source circuit breaker. The T-source circuit breaker can cope with common ground, zero reflected source current, and it has a resonator behavior. The T-source circuit breaker has a benefit of reducing an inductor core and utilize only a single capacitor. Of all the listed advantages of the T-source circuit breaker, the chosen component sizing of the T-source circuit breaker is oversized in the laboratory test. The proposed components in the simulation have a large fault surge current to the nominal current ratio.
2.1.6 Summary of the circuit breaker

The adoption of circuit breaker has two major concerns which are the interruption time and the power loss in normal operation. From the literature review previously, the comparison of interruption time from fastest to slowest is 1)solid-state circuit breaker, 2)hybrid circuit breaker, 3)mechanical circuit breaker. The review in [73] also state the interruption time for a mechanical circuit breaker is up to 60ms, the solid state circuit breaker can achieve interruption time below 1ms, and the hybrid circuit breaker has the interruption time of 2-30ms. The review in [73] also mention the power loss of mechanical and hybrid circuit breaker is 0.01% and 0.1% respectively, and the solid state circuit breaker power loss can reach up to 30%. Among all the solid-state circuit breaker, the thyristor-based circuit breakers such as IGCT and GTO breaker can achieve a low power loss, and this is due to thyristor device has a low conduction loss compare to IGBT device. Hence, the introduction of impedance source based circuit breaker which utilizes the thyristor device as the tripping device is the tradeoff for the power loss of solid state circuit breaker.

For the impedance source based circuit breaker, there are two categories can be separated as transformer based and transformerless impedance source circuit breaker. The transformer-based impedance source circuit breaker has the advantage of less one capacitor and one inductor core which in turn less component count has better system reliability. The T-source circuit breaker is a resonator and has a low pass filter behavior at high-frequency whereas coupled inductor circuit breaker is a notch
filter. Hence, the T-source circuit breaker is chosen as the fault isolation device in the DC system.

The transformer inductance and the capacitance selection of the T-source circuit breaker prototype design in [37] are 232mH and 940uF respectively. These components values are oversized and relatively large for 15V input voltage. The simulation work shows the output fault surge current is 15000A and the nominal current is 1000A give the result of the metric ratio is 15. For the practical work, the output surge current is 3A, and the nominal current is 0.44A which the metric ratio is 6.8. The low output surge current to nominal current ratio is due to the high-value transformer magnetizing inductance 232mH. Hence, an optimal design of the T-source circuit breaker is based on the tripping operation in the fault event, and a low output surge fault current after tripping.

2.2 Fault identification

[74] presents a general review of fault location identification in the distribution network. The fault location identification methods are impedance method, the traveling wave method, signal injection method, the zero-sequence component-based method, and the compositive location method. The fault identification technique for the conventional transmission network is summarized as shown in Fig 2-8. However, only the traveling wave method and the injection-based method are the suitable fault location identification approaches that can be used in the DC system. The reason is due to the absence of the zero-sequence component and the impedance information for the fast interruption in the DC system. The DC system network requires an offline fault identification method to justify the fault location.

![Fig 2-8. Fault identification technique in the conventional transmission line](image-url)
2.2.1 Travelling wave method

The traveling wave is a propagation wave that generated from fault and travel along the transmission line. The traveling time and the known velocity of a respective medium can estimate the fault location. The traveling wave method utilizes the propagation wave along the transmission line and the surge arrival time to determine the fault location. Fig 2-9 shows the traveling wave concepts with the wave propagates to the detectors of two end during the fault occurrence. This method required a known traveling wave velocity and the length of transmission line between two detectors. With the known distance between two detectors, the difference traveling time to both end detectors, and the wave traveling speed, fault distance can be determined.

![Diagram of traveling wave concepts](image)

Fig 2-9. The traveling wave propagates to the two end detectors at the fault occurrence

[44] proposed a technique that can identify a fault location in a multiterminal DC system. This technique requires only a single detector with a common joint over the transmission line such as ring network. The surge arrival time for the two consecutive signals at the detector is used for computing the shortest path transmission line traveling time. Besides, the fault surge arrival time of two different pair detectors and the time takes to travel from a specific location to the paired detector can be used as the fault segment identification. A single end fault identification method using the natural frequency of traveling wave, velocity, and the reflection coefficient to identify the fault location[47]. The multiple signal classification transforms the signal into spectrum analysis, and it is used as the natural frequency extraction. Another single end traveling wave that using the continuous wavelet transform of traveling wave to obtain the signal energy over different frequency [43]. The frequency of the highest amplitude signal energy in the spectrogram is using as the traveling wave speed frequency. The continuous wavelet transform then also provides the energy decomposition of the signal in the integrated frequency-time domain. The frequency difference of two consecutive signals performs a frequency compensation. Finally, the fault location can be calculated based on the traveling wave speed frequency equation.

[49] utilizes the surge arrival time difference of the fault traveling wave between a pair surge detector located at two different location to identify the fault
location for a mixed transmission media. The time difference and the proposed fault segment identification flow can determine the fault segment and fault location simultaneously. The traveling wave propagation velocity for each segment can be calculated at the pre-fault condition using the time difference method. This method requires an accurate time synchronize measurement to obtain high accuracy fault location identification. [50] using the two-end traveling wave method associated with the continuous wavelet transform to extract the time indices of traveling wave. The signal with wavelet transform provides a precise time of wave arrival to the detector.

In summary, the single end and two end traveling wave methods in the literature have the benefit of less surge at the detector. However, the accuracy of fault distance measurement is dependent on the data acquisition rate and the traveling wave propagation velocity.

<table>
<thead>
<tr>
<th>Traveling wave method</th>
<th>Single end technique[43, 44, 47]</th>
<th>Two end techniques [49-51]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td><img src="image1" alt="Circuit Diagram" /></td>
<td><img src="image2" alt="Circuit Diagram" /></td>
</tr>
<tr>
<td>function</td>
<td>• using two consecutive reflected waves to determine the fault location identification</td>
<td>• captures the waves at both ends of the feeder</td>
</tr>
</tbody>
</table>
| disadvantage           | • High dependencies of sampling time  
• uncertainties of traveling wave propagation velocity determine the accuracy of fault location identification | • High dependencies of sampling time  
• uncertainties of traveling wave propagation velocity determine the accuracy of fault location identification  
• sampling synchronization |

TABLE 2-VIII: Summary of traveling wave fault location identification

2.2.2 Signal Injection based method

The principle of the signal injection method is based on an external signal injection on the common bus and observe the current or voltage behavior to determine the fault branch and identify the corresponding fault location. The signal injection is usually using a compensation coil or a transformer connected to the common bus for signal injection. Fig 2-10 shows the signal injection method schematic as an illustration for fault branch and fault location identification.
[53] proposed a signal injection method with a sine current injection over a transformer connected to the common bus. The signal injection is triggered when there is a dropping in-phase voltage. Then a current signal injection and voltage measurement at each branch line. The fault branch line is identified with a result of larger current injection amplitude than the non-fault branch. Then, the determination of fault distance is based on the resistive characteristic of transition resistance whereby making the imaginary part of the resistive characteristic equation equal to zero.

[52] shows an injection method using multiple measurement points for the fault location identification. By using several sensors located cascaded from point to point, the locating signal sensor will be activated when the injected signal pass through. Then the fault point is locating in between the activated and non-activated locating signal sensor.

[54] proposed a method using the inter-harmonic frequency signal generator and the ancillary suppression coil for signal injection. The high frequency of the injected signal voltage and current are used as values the failure loop impedance. Then, equating the lumped wiring impedance parameters and the failure loop impedance to identify the fault distance. Similarly, a method that based on the wiring reactance parameter to calculate the fault distance [75]. The fault line impedance is obtained using the changing of voltage over the changing of current at the faulted phase.

In overall, the signal injection method has the disadvantages of only allow the radial network fault location identification, and the shunt capacitance current effect in the transmission can limit the acquisition of fault distance.
TABLE 2-IX: Summary of signal injection method fault location identification

<table>
<thead>
<tr>
<th>Method</th>
<th>Transformer-based [52, 53]</th>
<th>Compensation coil [54]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Impedance-based circuit breaker</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Circuit diagram</td>
<td><img src="image" alt="Circuit Diagram" /></td>
<td><img src="image" alt="Compensation Coil" /></td>
</tr>
<tr>
<td>function</td>
<td>A sine current is injected over a transformer that connected to the common bus. The fault branch line is identified with a result of larger current injection amplitude than the non-fault branch. The determination of fault distance is based on the resistive characteristic of transition resistance.</td>
<td>using the inter-harmonic frequency signal generator for the injection. Equating the lumped wiring impedance parameters and the failure loop impedance to identify the fault distance.</td>
</tr>
<tr>
<td>disadvantage</td>
<td>only allow the radial network fault location identification</td>
<td>only allow the radial network fault location identification</td>
</tr>
</tbody>
</table>

2.2.3 Offline Injection method

The offline method has a great advantage of localized fault after source-fault isolation. The offline method can priory cut-off the source before taking the action of measurement for the fault location. This action can reduce the harmfulness of DC system with the continuous feeding of current toward the fault point just for the measurement on fault location.

The time-frequency Domain Reflectometry method is an offline method using the Euclidean distance measurement as the fault location[56]. The fault distance is measured by taking the time differences of time-frequency distribution of injected reference signal to the cable and the reflected signal. However, the propagation wave signal attenuated when traveling along cable can lower the reliability of the fault location measurement.

Another offline injection method using the probe power unit as the device for fault location identification [13]. The probe power unit consists of a pre-charged capacitor in series with an inductor. The activation of the switches forms an RLC circuit and the capacitor energy will discharge at the same time. The discharging of the injection current decaying with time and the decay factor contains the fault information which allows identifying fault location. The probe power unit has the benefits of high
accuracy with low data acquire needed for fault location identification. The identification of fault location is based on the injected current damping frequency, the transmission line parameter, and probe power unit component parameter. The natural frequency is assumed to equal the damping frequency.

In the extension, [58] shows the utilization of the probe power unit to find the fault location identification with the least square error technique can find out the damping coefficient and compensate the damping frequency to find out the natural frequency. The acquisition of the damping coefficient can help reduce the error of fault distance measurement. However, the least square error technique requires high numbers of data reading with using pseudo-inverse matrix solution. This technique has the disadvantages of slow computation time and low accuracy due to overdetermine reading.

<table>
<thead>
<tr>
<th>Offline injection method</th>
<th>Time-frequency Domain Reflectory[56]</th>
<th>Probe Power Unit [13, 58]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit diagram</td>
<td><img src="image1.png" alt="Circuit diagram" /></td>
<td><img src="image2.png" alt="Circuit diagram" /></td>
</tr>
<tr>
<td>function</td>
<td>• The fault location is determined by taking the time differences of time-frequency distribution of injected reference signal to the cable and the reflected signal</td>
<td>• The damping frequency of the injected current, the transmission line parameter, and probe power unit component can determine the fault location</td>
</tr>
<tr>
<td>disadvantage</td>
<td>• The injected signal can be distorted when traveling along the transmission, which can lower the reliability of the fault location</td>
<td>• Low accuracy at the close in fault and high impedance fault</td>
</tr>
</tbody>
</table>

2.2.4 Summary of fault identification technique

There are three major fault identifications in the literature review termed as traveling wave method, signal injection method, and offline injection method. Among all methods shown, the offline injection method is considered as the most fitted solution for the fault identification of DC system. The fast speed interruption to reduce the harmfulness of DC system fault continuously drawing high magnitude current. The offline injection method has the advantage of determining the fault location even the source current has been priory cut-off and can be triggered as many time as desired.
For the offline injection method, the probe power unit is chosen as the fault location identification technique over the time-frequency domain reflectory technique. The injected current from probe power unit has no distorted effect, and the information can be read from the current measurement instantly without waiting for the reflected signal in comparison with the time-frequency domain reflectory technique.

However, the probe power unit has a drawback of accurate reading at the close in fault and high fault resistance. The derivation of the damping coefficient using least square error technique can increase some accuracy of fault location identification but require high numbers of data reading. In addition, the chosen LC pair for probe power unit can only locate the fault with the maximum fault resistance up to 9.866ohm. The injected probe current will turn into overdamped current when the fault resistance is higher. The overdamped current does not contain the fault information due to the absence of second peak current.

### 2.3 Fault Recovery

For the AC system, the traditional method for voltage recovery is the injection of reactive power using the STATCOM device[76]. A closed loop extinction angle control function to the power converter is another method that can achieve voltage recovery of DC system when there is a fault in the AC system[77]. However, both methods can only compensate the voltage sag of the DC system but not take into account the permanent fault with totally turn off and reenergize the DC system.

[18] proposed a ‘handshaking method’ whereby the DC switch is opened when the current of cable ends flow into the cable. The recovery stage begins with voltage control mode for all the power converter, and the switch will reclose when the voltage of the cable is charging up to 90% of the rated voltage. Then, restart all the voltage source converter and change back to original controlled mode.

[57] using a delayed-auto reconfiguration scheme as the fault management scheme to recover the faulty system into a new form of DC system. All the power converter of the HVDC system are the modular multilevel converter. There are at least one of the power converter is chosen as the voltage control mode to balance the power of the DC system. The other power converters in the HVDC system are power control mode to export and import power from the DC system. The DARC scheme shows a
manner of resume the voltage control mode power converter followed by another power converter with power control mode can achieve an efficient system.

[78] shows the modular multilevel converter can drive the current down to zero and allow the mechanical connector and AC circuit breaker to isolate the fault cable segment. The reconnection of the facilities back to the DC system started with the voltage-controlled terminal then followed by the renewable generation terminal can achieve stable recovery system.

[20] presents three investigations system recovery for HVDC system using the modular multilevel converter as the only power converter. The three investigations are 1) the time start for the recovery control, 2) the sequence between deblocking the modular multilevel converter and the reclosing of AC circuit breaker, 3) the reconnection sequence of each HVDC terminal. The begin time for system recovery is when all the current in the DC system have completely decayed to zero. The reconfiguration step for the wind generated energy system deblock the power converter before the reclosing of the AC circuit breaker. For other power converter terminal, the AC circuit breaker is reclosed before the deblocking of the power converter. The sequence of reconnecting the terminal back to the DC system is shown in Fig 2-11.

![Fault Reconnection Sequence for the modular multilevel converter in the multiterminal DC system](image)

Fig 2-11. Fault Reconnection Sequence for the modular multilevel converter in the multiterminal DC system

In the extension, the low voltage microgrid with various power converter is using for different facilities. The facilities include grid interfacing system, storage system, and distributed generation system. The DC circuit breaker reacts much faster than the AC circuit breaker. Hence, the speed consideration is the reason for choosing the DC circuit breaker as the fault current interruption device. The adoption of system reconfiguration proposed in [20, 57] using the AC circuit breaker can have different result compare to the DC circuit breaker due to the placing of DC circuit breaker is different. The DC circuit breaker that using the same reconfiguration step as AC circuit breaker can result with high transient DC voltage at the initialization stage. Hence, a knowledge of system reconfiguration is required for a DC distribution system with different facilities require to achieve a stable system recovery. The reconfiguration step
of reclose the DC circuit breaker and reactivate the power converter for different facilities does not show in the literature. Additionally, there is no comparison of simultaneous connection and sequential connection for all the facilities to the DC network. The sequence of reconnecting each facility back to the DC system is also an important factor to achieve a stable voltage for the DC network.
Chapter 3. A Low Output Surge Current and Optimal Design for T-source DC Circuit Breaker

3.1 T-source circuit breaker overview

The T-source circuit breaker circuit arrangement is shown as in Fig 3-1. This topology is termed as T-source circuit breaker due to the arrangement of element and circuit is similar to a T-network circuit and it is based on the T-source inverter term introduced in [79-81]. The T-source circuit breaker starts operating when the output terminal has shorted. The ramp up discharging current from the capacitor passes across secondary winding transformer which in turn lower down the transformer primary winding current. The reason is due to the transformer primary winding has a polarity opposes to the secondary winding. The transformer primary winding current is similar to the SCR (Silicon Controlled Rectifier) current. Fig 3-1 shows the current flown operation of the T-source circuit breaker during a fault event. The rising of secondary winding current prompt a falling current at the primary current. When the SCR or primary current reaches zero, the SCR device will turn off. The input and output terminal is then isolated when the SCR device stop conducting.

![Fig 3-1. T-source Circuit Breaker and the current flow at a fault state](image)

In this section, the voltage transfer function of the T-source circuit breaker and the source reflected current is presented. The transfer function section illustrates the T-source circuit breaker behavior and Q-factor. The zero-reflected source current for the T-source circuit breaker is discussed and compared against other circuit breaker topologies.

3.1.1 Transfer Function

The overview of the T-source circuit breaker behavior begin with the components parameter is prior chosen as shown in TABLE 3-I. The transient event of the T-source circuit breaker circuit as shown in Fig 3-1 can be redrawn as Fig 3-2 using the transformer equivalent model with the mutual inductance of the transformer is taken into consideration. The voltage transfer function at the transient event is then
derived as shown in (3.1). (3.2) shows a second-order transfer function when replacing the $Z_{RC}$ and $Z_L$ with a capacitance and load resistor respectively. The $L_1$ and $L_2$ are the transformer self-inductance at the primary and secondary side. The ratio of the transformer primary to secondary self-inductance metric is shown in (3.3). $M$ is the mutual inductance of the transformer as shown in (3.4) and $k$ is the coefficient of coupling with 1 if it is assumed perfectly coupled.

A Bode plot of (3.2) is shown in Fig 3-3 using the parameters as given in Table 3-1. The plot shows a unity function at low frequency and resonance frequency at 3.2kHz. At high frequency, it attenuates the signal, and the output voltage is opposed to the input voltage. The bode plot concludes that the T-source circuit breaker has a resonator and attenuation behavior.
The T-source circuit breaker transfer function that shown in (3.2) and resonator behavior can represent the pre-tripping state operation which is the transient state before the SCR device tripped. The T-source circuit breaker being a second order resonator system, the T-source circuit breaker Q-factor can be obtained as (3.5).

\[ Q = R \frac{\sqrt{L_1 C}}{(L_2 + L_2 + 2M)} \]  

(3.5)

3.1.2 Fault Clearing Waveform Overview

A simulation is conducted for the comparison of the T-source circuit breaker to all other Z-source circuit breakers. For a fair comparison, the simulation components parameter for all topologies is based on TABLE 3-I, and the MATLAB Simulink is the software for the simulation. Fig 3-4 shows a full set of faults clearing simulation waveforms with SCR current, SCR voltage, capacitor current, and output currents with the occurrence of a fault at t=1s. The waveform for all circuit breaker topologies is identical at the steady state which is the state before the fault and after fault clearance. The identical waveforms can conclude the T-source circuit breaker has a similar operation effect compare to previous introduced Z-source circuit breaker topologies at the short circuit fault condition. In comparison, the T-source circuit breaker shows a less ringing voltage waveform than other topologies which has the benefit of less voltage stress on the SCR device at a transient state. The waveform shows a less current ripple at the output, and a less current fluctuation at the capacitor of T-source circuit breaker compare with the crossed, parallel, and series Z-source circuit breaker.
3.1.3 Reflected Source Current

The reflected source current is defined as a ringing current which appears continuously on the source side after fault clearance. Fig. 3-5 shows the reflected source current for different topologies. The parallel and series Z-source circuit breakers have a ringing current at the source after the fault clearance. The series Z-source circuit breaker can reduce reflected source current by half as compared to the parallel Z-source circuit breaker. The crossed Z-source and the T-source circuit breakers present the source current fall to zero immediately after fault clearance. The immediate falling current result indicates the T-source circuit breaker has a zero-reflected source current behavior after tripping. The result of reflected current falls zero immediately is due to the fault current is fully supplied from the capacitor in the circuit breaker but not drawn from the source.
3.2 Circuit Breaker Operation and analysis

To ensure the reliable tripping operation of T-source circuit breaker the circuit breaker capacitor value and the transformer inductance are important parameters to be considered. The following analysis assumes the existence of a load capacitor at the circuit breaker output terminal. This can be referred to as the DC system capacitance or downstream inverter input capacitor.

The T-source circuit breaker operation can be divided into normal state and fault transient state. The fault transient state operation comprises of pre-tripping state and post-tripping state. The pre-tripping state is the state where before the SCR current has fallen crossing zero. The post-tripping state is the state where the input and output terminal has completely isolated. The pre-tripping state affects the tripping operation while the post tripping affects the output surge current. Last, a design procedure for a T-source circuit breaker is shown.

3.2.1 Tripping Operation Analysis

A short circuit fault creates a large current drawn from the source when the positive DC rail is connected directly to the negative DC rail or over a small resistance. Consequently, a huge current will be drawn from the source. During the start of a short circuit fault, the T-source circuit breaker discharge the capacitor stored energy towards the fault terminal and the discharging current is ramped up through the transformer secondary winding, causing the current across the SCR to fall towards zero due to the opposite polarity between the primary and secondary windings of the transformer. Fig 3-1 illustrates the current flown of the T-source circuit breaker at the fault event. Fig 3-6 presents the equivalent T-source circuit breaker modeling for transient analysis of the pre-tripping state of short circuit. The model uses the transformer mutual inductance T equivalent circuit of with the consideration the load capacitance at the output terminal.

![Fig 3-6. T-Source Circuit Breaker Modelling of Pre-Tripping State](image-url)
The current across circuit breaker capacitance and load capacitance are expressed in (3.6) and (3.7) respectively. The voltage across each junction of transformer inductance are shown as (3.8), (3.9), and (3.10).

\[
-C_B \frac{dv_{CB}}{dt} = i_{L1} - i_{L2} 
\]  
\( (3.6) \)

\[
-C_L \frac{dv_{CL}}{dt} = \frac{v_{CL}}{R_f} - i_{L2} 
\]  
\( (3.7) \)

\[
(L_1 + M) \frac{di_{L1}}{dt} = v_x - v_x 
\]  
\( (3.8) \)

\[
(L_2 + M) \frac{di_{L2}}{dt} = v_x - v_{CL} 
\]  
\( (3.9) \)

\[
-M \frac{di_{L2}}{dt} = v_{CB} - v_x 
\]  
\( (3.10) \)

Equations (3.6) to (3.10) can be rewritten as continuous time-invariant state space equation as shown in (3.11). Applying Laplace transform, (3.11) can be expressed as (3.12) with the space variables are circuit breaker capacitor voltage, load capacitor voltage, primary winding inductance current, secondary winding inductance current.

The initial circuit breaker capacitor voltage and the load capacitor are defined as \( V_0 \) and the initial current across transformer primary and secondary winding are termed as \( I_0 \). The primary winding inductance current is derived as (3.13). Using Matlab as a tool, the primary winding inductance current in the time domain can be easily obtained by using the inverse Laplace transform function.

\[
\dot{x}(t) = Ax(t) + Bu(t) 
\]  
\( (3.11) \)

\[
X(s) = [sI - A]^{-1}[BU(s) + x(0)] 
\]  
\( (3.12) \)

\[
A = \begin{bmatrix}
0 & 0 & \frac{1}{C_B} & -\frac{1}{C_B} \\
0 & 0 & 0 & 0 \\
\frac{L_2 + M}{M^2 - L_1 L_2} & -\frac{1}{C_L R_f} & \frac{1}{C_L} & 0 \\
\frac{L_1 + M}{M^2 - L_1 L_2} & -\frac{M}{M^2 - L_1 L_2} & 0 & 0 \\
\frac{L_1 + M}{M^2 - L_1 L_2} & -\frac{M(L_1 + M)}{(L_2 + M)(M^2 - L_1 L_2)} & \frac{1}{L_2 + M} & 0 \\
\frac{L_2 + M(L_1 + M)}{M(M^2 - L_1 L_2)} & \frac{1}{M} & \frac{1}{L_1 + M} & \frac{1}{M^2 - L_1 L_2} \\
\end{bmatrix}; 
\]

\[
B = \begin{bmatrix}
\frac{1}{L_1 + M} \\
\frac{1}{M^2 - L_1 L_2} \\
\frac{1}{L_1 + M} \\
\frac{1}{M^2 - L_1 L_2} \\
\end{bmatrix}, \dot{x}(t) = \begin{bmatrix}
V_{CB} \\
v_{CL} \\
i_{L1} \\
i_{L2} \\
\end{bmatrix}, x(0) = \begin{bmatrix}
V_0 \\
V_0 \\
I_0 \\
I_0 \\
\end{bmatrix}, u(t) = v_x = V_0
The current across SCR is also represented by the primary winding inductance current. The tripping operation of the T-source circuit breaker takes place when the SCR current crosses the zero crossing. The SCR current angular frequency is expressed in (3.14), and the time of SCR minimum current is approximated as (3.15).

\[ w_0 \approx \frac{1}{\sqrt{(L_2 - M)C_B}} \quad (3.14) \]

\[ t_p \approx \frac{\pi}{w_0} \quad (3.15) \]

A design flowchart is shown in Fig. 3-7 to determine the minimum capacitor value designed for the T-source circuit breaker. The initial iteration for the load capacitance is 1mF, and circuit breaker capacitance is 10uF, respectively. Then, the parameters of angular frequency, peak time, and SCR current are determined. The ending criterion is such that the minimal SCR current must be less than zero to ensure the tripping operation of SCR device. The circuit breaker capacitance is increased with 10uF until the ending criterion is obtained.

\[ \text{Start} \]

\[ C_L = 1\text{mF} \]

\[ C_B = 10\mu\text{F} \]

Inverse Laplace Transform

\[ I_{L1}(s) \]

\[ I_{L2}(t) \text{[13]} \]

\[ t_{\text{peak}} \text{[15]} \]

\[ C_{LM} = [C_{LM} \ C_L] \]

\[ C_{BM} = [C_{BM} \ C_L] \]

Is \( I_S(1\text{msec}) < 0 ? \)

No

Yes

\[ C_B = C_B + 10\mu\text{F} \]

\[ C_L = C_L + 1\text{mF} \]

Finish

Yes

Is \( C_L > 10\text{mF} \)

No

Is \( C_L > 10\text{mF} \)

Yes

\[ C_B = C_B + 10\mu\text{F} \]

No

\[ C_L = C_L + 1\text{mF} \]

Fig 3-7. The design flowchart of circuit breaker capacitance
The component parameters of the T-source circuit breaker is priory set to the values as shown in TABLE 3-I, Fig 3-8 shows the plot of different load capacitance value with the result of minimum circuit breaker capacitance. The result shows an exponential increase of the circuit breaker capacitance value with the increase of load capacitance. Using the same design flowchart and changing the transformer inductance to 0.1mH, the obtained result has a similar result to the transformer induction of 1mH. The fault resistance is changing to 5ohm using the same flowchart, and the transformer inductance is retained as 1mH. The result shows when the fault resistance is increased to 5ohm, it requires higher circuit breaker capacitance for the tripping operation at the fault state.

![Fig 3-8. The flowchart result of the circuit breaker capacitance versus load capacitance](image)

A simulation is conducted to verify the validity of process flow to compute circuit breaker capacitance. The selection of the T-source circuit breaker capacitance is carried out by assuming a 2mF load capacitance and 1ohm fault resistance at the output terminal. The MATLAB Simulink is the software for the simulation. In Fig 3-8, the minimum circuit breaker capacitance required is 90uF for the 2mF load capacitance. Fig 3-9 shows the simulation result of SCR current with a circuit breaker capacitance value of 80uF and 90uF for the 2mF load capacitance. It can be clearly shown that 90uF capacitance trips the circuit breaker but not 80uF. This means the minimum requirement for the circuit breaker capacitance is 90uF to ensure the tripping operation to occurred at 2mF load capacitance. This further shows that the design flowchart in Fig 3-7 is valid and able to determine the minimum circuit breaker capacitance for tripping operation to occur.
The next parameter to be examined is the transformer inductance. The circuit breaker capacitance is chosen as 90uF with assuming 2mF load capacitance and 1ohm fault resistance, the transformer inductance of value 0.1mH and 1mH are tested for the tripping operation. Fig 3-10 shows the corresponding simulation result of the SCR current with the two transformer inductance values. Fig 3-10 shows no changes to the tripping operation of the circuit breaker with the different values of the transformer inductance. The result verifies the process flow as shown in Fig 3-8 with the same effect for different transformer inductance and no changing of the circuit breaker capacitance has been made.

A simulation is carried out to determine the tripping current of the circuit breaker for different fault resistance. A 2mF load capacitance and a 90uF circuit breaker capacitance is assumed for the test, and the MATLAB Simulink is the software for the simulation. Fig 3-11 shows the simulation result for various fault resistance with the SCR current. The result shows that a 1ohm and 0.5ohm fault resistance causes the circuit breaker to trip, but a 2ohm fault resistance does not. Fig 3-12 shows another simulation carried out for different fault resistance, from 4 to 6 ohms, and with the
circuit breaker capacitance to be 440uF and the load capacitance as 2mF. The result shows a 4ohm and a 5ohm fault resistance can trip the circuit breaker, but 6ohm fault resistance does not trip. The results further validate that the design flowchart in Fig 3-8 is valid. The result shows that for a 1ohm fault resistance or the current rating 100A, the circuit breaker requires 90uF capacitance. Correspondingly, a 5ohm fault resistance or 20A current rating circuit breaker requires 440uF circuit breaker capacitance.

Fig 3-11. Simulation of the tripping operation for various fault resistance over 2mF load capacitance and 90uF circuit breaker capacitance

Fig 3-12. Simulation of the tripping operation for various fault resistance over 2mF load capacitance and 450uF circuit breaker capacitance

The above simulation results have validated the proposed design flowchart can be used to select circuit breaker capacitance for successful tripping operation to take place at system side fault. The transformer inductance value plays a minimal impact on the tripping operation. For a smaller tripping current rating, the capacitance of the circuit breaker required is larger.

3.2.2 Output Surge Current

The output fault surge current is an oscillation of fault current at the output terminal that happens at the post-tripping state. A higher transformer inductance can reduce the output surge current. However, high transformer inductance can increase
the cost, weight, and bulkiness of the circuit breaker. In determining the inductance value of the transformer, the circuit breaker tripping current rating plays a crucial role.

The maximum amplitude of the output surge current must not higher than the current rating of the T-source circuit breaker which is determined in (3.16) where the fault tolerance resistance value is $R_{ft}$. This is to prevent damage to the downstream device. A 5ohm fault tolerance resistance and 100v source voltage will have a 20A current rating as the maximum amplitude for the output surge current.

$$I_r = \frac{V_s}{R_{ft}}$$  \hspace{1cm} (3.16)

After the isolation of the source and the system, Fig. 3-13 shows the resulting model of the disconnected circuit breaker. Due to isolation, the transformer model is left with only consideration of the secondary winding. The current across the circuit breaker and load capacitor can be re-written as (3.17) and (3.18), respectively. The voltage across the transformer secondary winding inductance is described as (3.19).

Similar as (3.11) and (3.12), a third order form transformer secondary winding inductance current is obtained and shown as (3.20) with the circuit breaker capacitor and load capacitor initial voltage are written as $V_0$ and the transformer inductance initial current is $2I_0$

$$\begin{align*}
-C_B \frac{dV_{CB}}{dt} & = i_{LB} \hspace{1cm} (3.17) \\
-C_L \frac{dV_{CL}}{dt} & = \frac{v_{CL}}{R_f} - i_{LB} \hspace{1cm} (3.18) \\
L_B \frac{di_{LB}}{dt} & = v_{CB} - v_{CL} \hspace{1cm} (3.19)
\end{align*}$$

$$I_{LB}(s) = \frac{V_0C_B + I_0(L_BC_B C_L R_f s^2 + L_B C_B s)}{L_BC_B C_L R_f s^3 + L_B C_B s^2 + (C_B R_f + C_L R_f)s + 1}$$  \hspace{1cm} (3.20)

The secondary winding current angular frequency and the peak time for the output surge current can be obtained as shown in (3.21) and (3.22), respectively. The
substitution of peak time to the inverse Laplace Transform of (3.20) can determine the peak of output surge current. This peak output surge current is a metric to determine the transformer inductance such that the peak value should not be higher than the current rating.

$$w_1 = \frac{1}{\sqrt{L_B C_B}} \quad (3.21)$$

$$t_{p1} \approx \frac{\pi}{w_1} \quad (3.22)$$

To compute the transformer inductance, we must first determine the current rating for the circuit breaker. For a T-source circuit breaker with 5ohm fault tolerance resistance, the current rating is 20A, and this is the desired maximum amplitude of the output surge current. Taking the example of 2mF load capacitance at the output terminal, it would require 440uF circuit breaker capacitance based on Fig 3.8. Based on the parameter described, Fig 3-14 shows the maximum output surge current over various transformer inductance and different fault resistance at the output terminal. For a 5ohm fault resistance triggered at the output terminal, the amplitude of the maximum of output surge current is kept at very small value, and it has a minimal change for different transformer inductance. However, the peak of the output surge fault current increases when a smaller fault resistance is at the output terminal. The computed result shows that the maximum output surge current with 20A falls on 11.4mH transformer inductance for 0.01ohm fault resistance. In another word, the selection of transformer inductance is 11.4mH would give a result of the maximum output surge current not exceeding 20A for a fault resistance with value 0.01ohm and above.
A simulation is conducted to verify the selected transformer inductance over the maximum of output surge current. The parameter at the output terminal and the T-source circuit breaker component parameter is shown in TABLE 3-II. The current rating of the circuit breaker is 20A. A 0.01ohm to 1ohm fault resistance is later triggered at the output terminal. The simulation result of the output surge current is shown in Fig 3-15. The result shows the maximum output surge current does not exceed the current rating 20A. This simulation result also validates the modeling of the T-source circuit breaker at post-tripping state as shown in Fig 3-13 and the output surge fault current equation as shown in (3.20) that provide the selection of the minimum transformer inductance for the T-source circuit breaker design.

![Simulation result of the output surge current with 11.4mH transformer inductance with various fault resistance](image)

**TABLE 3-II: The selected parameter for T-source circuit breaker**

<table>
<thead>
<tr>
<th>Element</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CB</td>
<td>Circuit Breaker Capacitor</td>
<td>440μF</td>
</tr>
<tr>
<td>CL</td>
<td>Load Capacitance</td>
<td>2mF</td>
</tr>
<tr>
<td>L1</td>
<td>Transformer Primary Inductance</td>
<td>11.4mH</td>
</tr>
<tr>
<td>L2</td>
<td>Transformer Secondary Inductance</td>
<td>11.4mH</td>
</tr>
<tr>
<td>Vin</td>
<td>Source Voltage</td>
<td>100V</td>
</tr>
<tr>
<td>RL</td>
<td>Load Resistance</td>
<td>50 Ω</td>
</tr>
<tr>
<td>Rf</td>
<td>Fault Resistance</td>
<td>0.01-1 Ω</td>
</tr>
</tbody>
</table>

3.2.3 T-source Circuit Breaker Design Procedure

In section 3.2.1, the tripping operation is merely depending on the circuit breaker capacitor value to the respective load capacitance and current rating. The simulation result also shows the transformer inductance has no impact on the T-source circuit breaker tripping operation. In section 3.2.2, the transformer inductance is calculated to lower the magnitude of the output surge current to the current rating. In overall, the simulations have quantitively shown a high accuracy matching to the
derived equation. In another word, we can say the proposed models at the pre-tripping and the post-tripping state can be used as modeling for the T-source circuit breaker operation. Hence, a proposed design step for the T-source circuit breaker is introduced as follows:

1. Determine the circuit breaker current rating, load capacitance at the output terminal, and source voltage.
2. Using the design flowchart as shown in Fig 3-7 to compute the minimum required circuit breaker capacitance to ensure tripping operation always takes place when the current drawn at the load more than the current rating.
3. Reduce the peak of the output fault surge current by increase the transformer inductance until the maximum of the output surge current is less than the current rating. The maximum current is obtained using the inverse Laplace transform of (3.20) at peak time (3.22)

3.3 Experiment Validation
This section shows an experiment that validates the T-source circuit breaker capacitor that has shown in section 3.2.1. A laboratory prototype setup with the output terminal has a 2mF load capacitance, and the desired current rating is set to 20A. Based on the computed flowchart result as shown in Fig 3-8, the chosen circuit breaker capacitor value is 440uF. The other parameters for the experiment are shown in TABLE 3-III.

<table>
<thead>
<tr>
<th>Element</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CB</td>
<td>Circuit Breaker Capacitor</td>
<td>440uF</td>
</tr>
<tr>
<td>CL</td>
<td>Load Capacitance</td>
<td>2mF</td>
</tr>
<tr>
<td>L1</td>
<td>Transformer Primary Inductance</td>
<td>1mH</td>
</tr>
<tr>
<td>L2</td>
<td>Transformer Secondary Inductance</td>
<td>1mH</td>
</tr>
<tr>
<td>Vin</td>
<td>Source Voltage</td>
<td>100V</td>
</tr>
<tr>
<td>RL</td>
<td>Load Resistance</td>
<td>50Ω</td>
</tr>
<tr>
<td>RF</td>
<td>Fault Resistance</td>
<td>1/6.8Ω</td>
</tr>
</tbody>
</table>

The experiment is tested with two different triggered resistance which is 1ohm and 6.8ohm. The DC power source is chroma, and the current limit of the DC power source is up to 8A. Fig 3-16 and Fig 3-17 show the experimental waveform of triggering 1ohm and 6.8ohm fault resistance respectively. The waveforms show the terminal voltage(yellow), the source current(red), and output current(green). For a 1ohm fault resistance triggered, the output voltage and the source current fall to zero and the output fault surge current rise to a peak 27A. The zero-fallen current indicates the tripping operation of the T-source circuit breaker. The peak result validates the
maximum output fault surge current over the transformer inductance as shown in Fig 3-14. For a 6.8ohm triggered fault resistance, the current is step up from 2A to 8A. The actual load stepping current for 6.8ohm is 14.7A, but the limit current of the DC power source is 8A. In overall, these two-experimental results validate the circuit breaker capacitance over the load capacitance as shown in Fig 3-8. In another word, the experimental result verified the proposed T-source circuit breaker pre-tripping model and post-tripping model, and all the derived mathematical equations.
3.4 Modified T-source Circuit breaker

Reference [36] proposed a modification circuit for the impedance-source circuit breaker with a resistor is placed in series to the circuit breaker capacitor, and a thyristor is placed in parallel to the capacitor for manual tripping. The modification circuit can protect the internal device and smoothen the charging of circuit breaker capacitor at the initial state. The chosen series resistor of the modified coupled inductor circuit breaker topology is large for smoothening the charging of circuit breaker capacitor at the initial state. However, this modification is completely not applicable for the T-source circuit breaker because the series resistor to the circuit breaker capacitor can bypass the tripping operation as the minimum SCR current does not cross zero and this assumption made is verified in the following.

Adding a resistor in series to the circuit breaker capacitor as shown in Fig 3-6, the voltage across the transformer mutual inductance and X-point voltage are rewritten as shown in (3.23) and (3.24) respectively. Again, all the equations in (3.6), (3.7), (3.8), (3.9), and (3.23) are written in (3.11) form and then transformed to s-domain as (3.12). Then, using the Inverse Laplace Transform to obtain the SCR current.

\[-M \frac{di_M}{dt} = v_{CB} + v_{RB} - v_x \]  
\[v_x = \frac{M(L_2 + M)}{M^2 - L_1L_2} v_s - \frac{(L_1 + M)(L_2 + M)}{M^2 - L_1L_2} v_{CB} + \frac{M(L_1 + M)}{M^2 - L_1L_2} v_{CL} + \frac{(L_1 + M)(L_2 + M)}{M^2 - L_1L_2} R_{Blm} \]  

Taking 20A as the current rating circuit breaker and the T-source circuit breaker parameter as shown in TABLE 3-II as an example, Fig 3-18 shows the computed minimum SCR current over various series resistance value. The tripping operation of the circuit breaker can only take place if the SCR current is less than zero. The result shows 1ohm fault resistance at the output terminal would allow a maximum 2.2ohm series resistance to be placed in the circuit breaker. However, the 5ohm fault resistance has a result of the minimum SCR current would not fall to zero for any value of series resistor except zero value. This implies that the T-source circuit breaker might not trip at the fault state if a series resistance is in place with the circuit breaker capacitor.
Fig 3-18. Simulation result of minimum SCR current over different series resistor value and various fault resistance

On the other hand, the achievement of manual tripping function can still be made for modification of T-source circuit breaker. The modification of T-source circuit breaker is shown in Fig 3-19. An additional resistor and a thyristor are added at the output terminal of the T-source circuit breaker to form the modification circuit. The purpose of the manual tripping function is to prevent the current pass through the SCR device over the current rating. Furthermore, the manual tripping allows the T-source circuit breaker to react as a DC switch in a DC system.

Fig 3-19. Manual tripping modification for T-source circuit breaker

Fig 3-19 shows the modified T-source circuit breaker has an SCR T2 added as the switch for manual tripping. The T1 SCR protection function can be realized by activating T2 SCR when the output current measurement exceeds the current rating threshold of the SCR device. The activation of T2 SCR turns the circuit breaker into the tripping state, and the operation of the modified T-source circuit breaker is as follows:

1. The activation of T2 prompts a resonant current flown through transformer secondary winding, thyristor, and the resistor from the circuit breaker capacitor.
2. The T1 will turn off once the current has fallen to zero.

Higher resistor value for the modified circuit can reduce the output surge current and the current feeding from load capacitance. However, there is a limit of
resistor value can be used for the modified T-source circuit because overrating the resistor leads to malfunction tripping operation. The resistor value in the modified circuit to thyristor resistor can be determined as the rated source voltage over the current rating as shown in (3.25). Using the current rating is 20A, and the rated source voltage is 100V as an example, the modified circuit resistor is 5ohm.

\[
R_m = \frac{V_s}{I_r} \quad (3.25)
\]

A simulation is carried out for the observation of different modified resistor value to the manual tripping function. Using the component as shown in TABLE 3-II, Fig 3-20 shows the simulation result of the SCR current with the modified resistor value of 1ohm, 5ohm, and 6ohm. Fig 3-20 shows the simulation result of the SCR current with the modified resistor value of 1ohm, 5ohm, and 6ohm. This implies that (25) can be used as the guide to determine the modified resistor value.

3.5 T-source Circuit Breaker Location in the DC Distribution System

The T-source circuit breaker can interrupt the fault current from the source feeding the fault continuously, and isolate the source facilities from the fault DC system. The fast tripping speed T-source circuit breaker can further reduce the rising of fault current magnitude and protect the downstream equipment in the DC system. The proposed location for the T-source circuit breaker is at the connection point between the power converter of each source terminal and the load terminal to the DC microgrid network. Based on the meshed network DC microgrid system as shown in Fig 1-2, the T-source circuit breaker is located at the output terminal of each facility power converter and is connected to the DC system as plotted in Fig 3-21.
Few simulation tests are conducted to demonstrate the T-source circuit breaker reaction to the DC system and the MATLAB Simulink is the software for the simulation. Test 1 demonstrates a load added to the load terminal. Test 2 presents a fault at the load terminal. Test 3 illustrates a fault occurred at the transmission line in between bus 1 and bus 3. The original load resistance at the load terminal is set to 10 which means the load is drawing 21A initially. All test actions are taken places at 3s with the load added or triggering a fault. The simulation will show the results of the current measurement of all facilities power converter output and the voltage of DC microgrid. The current measurement with positive magnitude indicates the current is supplying to the DC system and the negative magnitude indicates the current is drawn out from the DC system.

Fig 3-22 plots the simulation result of test 1 with a 50Ω load added to the load terminal. The simulation waveform results show the current drawing at the load terminal is changing to 28.5A. All T-source circuit breaker in the DC system would not trip with the adding load at the load terminal. The voltage of the DC system is kept regulated at 380Vdc with a very little transient in load changing period.
The simulation result of test 2 is depicted in Fig 3-23 with a fault resistance $1\Omega$ at the load terminal. The fault happens in the load terminal would trip not only the T-source circuit breaker at the load terminal but all the T-source circuit breaker in the DC microgrid system. This is due to similar current rating design for all the T-source circuit breaker in the DC microgrid system. This result is not the desired operation of the circuit breaker which the fault in load terminal should only trip the circuit breaker at the load terminal. Such operation can assure other facilities in the DC microgrid system continue to operate normally without breaking. Nevertheless, the same current rating for the circuit breaker with interruption simultaneously can still prevent the fault continuously propagates to the other healthy facilities attached to the DC microgrid system.
Fig 3-24 shows the simulation result of test 3 with a fault resistance of $1\Omega$ happen at the transmission line between bus 1 and bus 3. The voltage of DC system falls to zero immediately during the happening of the fault. Same as the fault happen at load terminal, the transmission line fault would trip all the T-source circuit breaker in the microgrid system.

![Fig 3-24. The buses current simulation result of 1Ω fault resistance triggered at the transmission line between bus 1 and bus 3](image)

3.6 Conclusion

In this research, the modeling of the T-source circuit breaker using the transformer equivalent model for pre-tripping state and a single inductor for the post-tripping state are discussed. The time-invariant state-space equation and inverse Laplace transform method are used to derive the SCR current and the output current. The minimum value of the SCR current must cross the zero-crossing to ensure the tripping operation of the circuit breaker takes place. Then, the minimum required circuit breaker capacitor with respect to the load capacitance at the output terminal can be obtained by using the proposed design flowchart. It is also discussed that the use of higher transformer inductance can lower the output surge current. In determining the transformer inductance, the current rating of the circuit breaker is used as the design metric. The simulation results verify the proposed modeling for the pre-stripping and post-tripping state and all the derived equations. Based on the proposed modeling method and simulation result, a design flowchart and current rating for the T-source circuit breaker is proposed to size the circuit breaker capacitor and the transformer inductor respectively. Comparing the design in [37], the proposed design flowchart shows a significant reduction in the size of the T-source circuit breaker with a much lower value of transformer inductance and capacitor. The proposed design method of the T-source circuit breaker can be used to determine its tripping operation.
effectiveness for different DC power system architectures and provide a result with lower output fault surge current. In addition, a modified version of the T-source circuit breaker is presented with the ability to protect internal SCR device from overcurrent. The selection of the resistor value is based on the rated voltage and current rating of the circuit breaker. In addition, all the T-source circuit breakers will trip the fault at the transmission line and the load side and retain in the non-trip mode when a load is added to the DC system.
Chapter 4. A High Accuracy Fault Location Identification for Single and Multipath Transmission Line

A single-end injection method using a probe power unit as shown in Fig 4-1 to identify the fault location. A simpler fault location identification technique that using logarithm decrement technique to obtain the damping coefficient is proposed in this section. The logarithm decrement technique can replace the least square error technique as shown in [58] to obtain the current damping coefficient. The logarithm decrement technique is shown in the following section. It has the advantages of high accuracy, less data reading needed, and fast processing speed.

Fig 4-1. Probe Power Unit

A low damping ratio is used to determine the probe power unit inductor and capacitor pair value. The low damping ratio can achieve a better fault measurement accuracy. The determination of the low damping ratio value is based on the high Q-factor bandwidth.

In the extension of the fault location identification for a single transmission line, a modification probe power unit with adding current probe at each junction terminal associated with the proposed multipath fault identification flow can identify the fault segment and fault location of the complex meshed network.

4.1 DC Line for Distribution System

A short transmission line can be used as a representative for the transmission line in DC distribution system network. The short transmission line is considered as a line length up to 80km. Series resistance and inductive reactive are the components considered for a short transmission line but neglect the capacitive effect. Fig 4-2 shows the model of the short transmission line for the unipolar and bipolar transmission line. By using the model of the short transmission line for the DC distribution system, the
fault location can be identified by connecting the probe power unit to the input terminal with a fault resistance assumed at the fault terminal.

![Diagram](image)

**Fig 4-2. DC distribution transmission line modeling for (a) unipolar system (b) bipolar system**

### 4.2 Logarithm Decrement Technique

To understand the behavior of the probe power unit operation, we need to derive the current across the probe power unit. First, connecting the probe power unit as shown in Fig 1 to the transmission line as shown in Fig 4-2. Then, open the S1 and close the S2 of the probe power unit at the same time and this action forms an RLC series circuit. Then, the capacitor voltage is derived as in (4.1) and the $C_p$ and $L_p$ are denoted as the probe power unit capacitor and inductor respectively. The $L_d$ and $R_d$ are the inductance and resistance of the transmission line from the probe power unit to the fault point. The fault resistance is denoted as $R_f$ is assumed at the fault terminal as shown in Fig 4-2. The capacitor current is the differentiation of the capacitor voltage. The probe power unit current is the opposite direction flow of the capacitor current. Hence, the probe power unit current is shown as (2) with a negative polarity. Based on (4.1) and (4.2), a second-order equation to the capacitor voltage is derived as (4.3).

\[
V_{cp} = V_{lp} + V_{ld} + V_{rd} + V_{rf} \quad (4.1)
\]

\[
i_p = -C_p \frac{dV_{cp}}{dt} \quad (4.2)
\]

\[
(L_p + L_d)C_p \frac{d^2V_{cp}}{dt^2} + (R_f + R_d)C_p \frac{dV_{cp}}{dt} + V_{cp} = 0 \quad (4.3)
\]

The solution of the capacitor voltage as in (4.3) is shown as (4.4). The $\alpha$ and $\omega_d$ are the damping coefficient and damping frequency respectively. The natural frequency is shown as $\omega_n$. 

67
\[ V_{cp}(t) = e^{-at} \left( V_0 \cos \omega_d t + \frac{\alpha V_0}{\omega_d} \sin \omega_d t \right) \]  \hfill (4.4)

\[ \alpha = \frac{(R_f + R_d)}{2(t_p + t_d)} \quad \omega_d = \sqrt{\omega_n^2 - \alpha^2} \quad \omega_n = \frac{1}{\sqrt{(t_p + t_d)C_p}} \]

Based on the capacitor voltage as shown in (4.4) and the probe power unit current is presented as (4.2), the probe power unit damping current to the time is derived as (4.5). The peak of the injected current is shown as (4.6) with \( k=0,1,2,\ldots,n \).

\[ i_p(t) = C_p V_0 \left( \frac{\omega^2}{\omega_d} \right) e^{-at} \sin \omega_d t \]  \hfill (4.5)

\[ i_p(k+1)_{\text{peak}} \approx C_p V_0 \left( \frac{\omega^2}{\omega_d} \right) e^{-a(4k+1)\pi} \]  \hfill (4.6)

The first and second peak current can be approximately denoted at \( t_1 = \pi/2\omega_d \) and \( t_2 = 5\pi/2\omega_d \) respectively. The two peak currents reading are acquired from the current measurement as shown in Fig 4-3. The damping frequency, \( \omega_d \) can be obtained from the period of the resonant current with the equation shown as (4.7). Finally, dividing the first peak current to the second peak current, the damping coefficient is obtained as shown in (4.8).

\[ \omega_d = \frac{2\pi}{t_d} \]  \hfill (4.7)

\[ \alpha = \frac{\omega_d}{2\pi} \ln \left( \frac{i_{p, \text{peak}1}}{i_{p, \text{peak}2}} \right) \]  \hfill (4.8)

The fault distance is the sum of fault inductance divide a unit cable inductance as shown in (4.8). Using the natural frequency equation as shown in (4.4) and the sum of inductance as shown in (4.9), the fault distance is derived as (4.10). The error measurement of fault distance in percentage is presented as (4.11). This error measurement is the difference between the calculated fault distance to the actual fault

\[ \text{Fig 4-3. The probe power unit damping current with the first peak at } t_0 = \pi/2\omega_d \text{ and } t_1 = 5\pi/2\omega_d \]
distance. The low error measurement indicates the result of high accuracy for the fault distance measurement.

\[
L_d = dL_u
\]

\[
d = \left( \frac{1}{(w^2 + \alpha^2)C_p - L_p} \right) \frac{1}{L_u}
\]

\[
e = \left| \frac{d_{cal} - d_{act}}{d_{act}} \right| \times 100\%
\]

A simulation is carried out to compare the accuracy of the logarithm decrement technique with the no damping coefficient technique and the least square error technique. The MATLAB Simulink is the software for the simulation. Based on [13], the selected probe power unit capacitor and inductor values are 27\(\mu\)F and 657\(\mu\)H respectively. The transmission line and other component parameters are shown as in TABLE 4-I. The data acquisition from the simulation is the damping frequency using (4.7) and the two consecutive peak currents.

TABLE 4-I: Simulation parameter for the probe power unit and transmission line

<table>
<thead>
<tr>
<th>Element</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_u</td>
<td>Line Resistance per unit km</td>
<td>121m(\Omega)/km</td>
</tr>
<tr>
<td>L_u</td>
<td>Line Inductance per unit km</td>
<td>0.97(\mu)H/km</td>
</tr>
<tr>
<td>l</td>
<td>Total Line length</td>
<td>0.5 – 3km</td>
</tr>
<tr>
<td>R_F</td>
<td>Fault Resistance</td>
<td>0 – 2(\Omega)</td>
</tr>
<tr>
<td>V_0</td>
<td>Initial Voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>C_p</td>
<td>Probe Capacitance</td>
<td>27(\mu)F</td>
</tr>
<tr>
<td>L_p</td>
<td>Probe Inductance</td>
<td>657(\mu)H</td>
</tr>
</tbody>
</table>

For a fair comparison, the simulation obtained data is similar, and these data are used as a comparison for the no damping coefficient, the least square error, and the logarithm decrement techniques. The simulation data of the peak currents and the damping frequency from MATLAB Simulink are recorded and shown in Appendix A.1. TABLE 4-II show the fault distance error results for these three techniques. Fig 4-4 plots the result of the error measurement to different fault resistance and different fault distance. In Fig 4-4, the plot presents all techniques have high accuracy at long fault distance and low fault resistance. However, the measurement accuracy has a significant difference in short fault distance and high fault resistance. The least square error technique has only a slight reduction of error measurement compare to the no damping coefficient technique. In Fig 4-4, the simulation results show the logarithm decrement technique has a low error measurement result significantly as compared to the no damping coefficient technique and least square error technique. The calculation result shows the including of logarithm decrement technique to obtain the damping
coefficient can achieve a better measurement accuracy on the fault distance calculation compare to no damping coefficient technique and least square error technique.

TABLE 4-II: Error Measurement of the no damping, least square error, and logarithm decrement technique

<table>
<thead>
<tr>
<th>Rf</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>dErr</td>
<td>kErr</td>
<td>dErr</td>
<td>kErr</td>
</tr>
<tr>
<td>0.5</td>
<td>0.4378</td>
<td>0.2746</td>
<td>0.000276</td>
<td>1.3754</td>
</tr>
<tr>
<td>1</td>
<td>0.2686</td>
<td>0.1622</td>
<td>0.000035</td>
<td>0.8790</td>
</tr>
<tr>
<td>1.5</td>
<td>0.2157</td>
<td>0.1279</td>
<td>0.000101</td>
<td>0.6502</td>
</tr>
<tr>
<td>2</td>
<td>0.1931</td>
<td>0.1129</td>
<td>0.000221</td>
<td>0.5367</td>
</tr>
<tr>
<td>2.5</td>
<td>0.1794</td>
<td>0.1050</td>
<td>0.000074</td>
<td>0.4738</td>
</tr>
<tr>
<td>3</td>
<td>0.1732</td>
<td>0.1014</td>
<td>0.000237</td>
<td>0.4321</td>
</tr>
</tbody>
</table>

Fig 4-4. Error measurement over the fault resistance and fault distance for the no damping coefficient technique, the least square error technique, and the logarithm decrement technique

With such high accuracy fault location identification, the fault condition such as fault resistance can be easily retrieved by using the damping coefficient equation as shown in (4.4). The calculated fault resistance based on the logarithm decrement technique is shown in TABLE 4-III. The calculated fault resistance shows a result of very close to the actual fault resistance.

TABLE 4-III: The Calculated Fault Resistance using Damping Coefficient

<table>
<thead>
<tr>
<th>Rf</th>
<th>Calculated Fault Resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>0.49999 1.00000 1.49999 2.00000</td>
</tr>
<tr>
<td>1</td>
<td>0.50000 1.00000 1.49999 1.99996</td>
</tr>
<tr>
<td>1.5</td>
<td>0.50000 0.99999 1.49997 2.00002</td>
</tr>
<tr>
<td>2</td>
<td>0.50000 1.00000 1.50003 1.99996</td>
</tr>
<tr>
<td>2.5</td>
<td>0.50000 1.00000 1.50002 1.99999</td>
</tr>
<tr>
<td>3</td>
<td>0.49996 1.00000 1.49996 1.99996</td>
</tr>
</tbody>
</table>

In overall, the logarithm decrement method is a technique to find the damping coefficient. This method has a result of increasing the accuracy of fault location identification using probe power unit current injection. Furthermore, the logarithm
decrement method has a benefit of fewer data captured and faster processing to obtain the damping coefficient than least square error method. The data needed for the logarithm decrement method is only two consecutive peak current and the damping angular frequency.

### 4.3 High Fault Resistance Probe Power Unit Design

Previous probe power unit design shows a low accuracy fault distance measurement at high fault resistance. High fault resistance can cause the injected resonance current damping very fast. The overdamped current does not contain the fault information due to the absence of second peak current. The analysis of the probe power unit design with respect to the quality factor will be shown in the following.

Since the probe power unit injected current is a resonator of a second-order system, the quality factor is derived as (4.12). The Q-factor is the energy loss of a circuit. High Q-factor has a low rate of energy loss. Using (4.12) and the probe power unit parameter from TABLE I, a plot of quality factor over fault resistance for various fault distance is shown in Fig 4-5. In overall, Fig 4-5 shows fault distance closer to probe power unit has a result of a lower quality factor especially when the fault resistance is going higher. This means 0km has the lowest quality factor in overall compared to others fault distance.

\[
Q = \frac{1}{R_d + R_f \sqrt{\frac{L_d + L_p}{C_p}}} \tag{4.12}
\]

![Quality factor vs. fault resistance](image)

In addition, Fig 4-5 shows the fault distance 0km has a result of quality factor less than half when the fault resistance is more than 9.866ohm. The value of quality factor less than half indicates the injected current is overdamped. The overdamped current will cause the logarithm decrement technique and other method related to
probe power unit no applicable to find the fault location. The incapability of applying logarithm decrement technique is due to no two-consecutive peak will appear after the probe power unit current injection. Hence, the probe power unit inductance and capacitance value introduced in [13] as shown in TABLE 4-I cannot be used as the fault location identification for a wider range of fault resistance.

The only way to have a wider range of fault resistance for the fault location identification is to increase the quality factor. High Q factor can ensure the current is in underdamped mode. Based on equation (4.12), high Q factor can cause the inductance to the capacitance ratio of the probe power unit become large. The large inductance to capacitance ratio has a result of large inductance value and small capacitance value. This is impractical for an oversize and overweigh probe power unit to be used for fault location identification. Alternatively, we can analyze the quality factor by taking the derivative of the probe current from (4.5) with the result as shown in (4.13). The peak time for the injected current is derived as (4.14), and the damping frequency over the damping coefficient ratio is derived as (4.15). In order to fulfill equation (4.6) with the peak of sine function at \( \pi/2 \), the peak time has to be \( t_p = \pi/2w_d \). This will result with the damping frequency over the damping coefficient ratio must reach infinity for the inverse tangent function as shown in (4.14). In another word, the quality factor as shown in (4.15) must be infinitely large to fulfill (4.6) with the peak at \( \sin \frac{\pi}{2} \).

\[
\frac{dl_p}{dt} = C_pV_0 \left( \frac{w_a^2}{w_d} \right) e^{-\alpha t}[-\alpha\sin w_d t + w_d \cos w_d t]
\]

(4.13)

\[
t_p = \frac{1}{w_d} \tan^{-1} \left( \frac{w_d}{\alpha} \right)
\]

(4.14)

\[
\frac{w_d}{\alpha} = \sqrt{4Q^2 - 1}
\]

(4.15)

Since quality factor with infinitely large is unachievable, the peak will not achieve \( \pi/2 \) according to (4.14). Hence, a determination of small peak deviation tolerance percentage is required to avoid a bad accuracy for the logarithm decrement technique fault location identification. Due to the fact of large fault resistance can lower the quality factor as shown in (12), the determination of maximum detectable fault resistance is required to obtain the best inductance and capacitance value for the probe power unit. Once the peak tolerance percentage and maximum detectable fault
resistance parameter are determined, the ratio of probe power unit inductance to capacitance can be obtained using the proposed flowchart as shown in Fig 4-6.

\[
\begin{align*}
Q &= \sqrt{\left(\frac{W_d}{\alpha}\right)^2 + 1} \\
\frac{W_d}{\alpha} &= \tan(w_{dt}) \\
wd_{dt} &= \sin^{-1}(1 - x) \\
\frac{L_m}{C_m} &= Q^2 R_{f_{\text{max}}}^2 
\end{align*}
\]

Assuming 3% peak deviation tolerance and 100ohm maximum detectable fault resistance is the parameter for the calculation of probe power unit inductance to capacitance ratio. The inverse of sine to 0.97 is 1.3265. Using (4.14), the tangent of 1.3265 is 4.0108 and has a result of quality factor is 2.0668. This means the quality factor of 2.0668 will fall on 100ohm fault resistance, and this is the minimum quality factor value over the range of 100ohm fault resistance as shown in Fig 4-7. Finally, the probe power unit inductance to capacitance ratio is obtained as 42715.91, and the plot of various capacitance to inductance value with the ratio 42715.9 is shown in Fig 4-8.

Fig 4-7. The fault resistance over the quality factor
A simulation is carried out to test the quality factor with a minimum value is 2.0668. Based on Fig 4-8, the chosen value of the probe inductance and capacitance are 4.3mH and 0.1uF respectively. The simulation test various fault length up to 10km with the maximum fault resistance is 100ohm. TABLE 4-IV shows the simulation parameter for the probe power unit and the transmission line. The simulation is tested using MATLAB Simulink with the data is captured and recorded in APPENDIX A.2. The captured data is the two-consecutive peak currents and the damping angular frequency. Then, using the logarithm decrement technique to generate the fault distance result. The error is the difference of actual fault distance to the calculated fault distance as shown in (4.11) and the error result is shown in TABLE4-V. Fig 4-9 shows the error versus various fault distance with different fault resistance. As seen from the result, the error is affected by the fault distance but not much variation for the different value of fault resistance. The percentage of error is high at the short fault distance, which can up to 3% of error measurement at 0.01km fault distance. The high value of error at short fault distance is acceptable in the maintenance point of view due to the variation of measurement is not much for the short fault distance. For instance, 3% error of 0.01km has a result of 30cm error measurement. With the Q factor chosen as 2.0668 for 100ohm as the maximum fault resistance, the error is remains kept at a low level in overall. This result shows the effectiveness of the proposed flowchart for the probe power unit design at high fault resistance.
TABLE 4-IV: Simulation parameter for the probe power unit and the transmission line for Q=2.0668

<table>
<thead>
<tr>
<th>Element</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_u$</td>
<td>Line Resistance per unit km</td>
<td>12.1 mΩ/km</td>
</tr>
<tr>
<td>$L_u$</td>
<td>Line Inductance per unit km</td>
<td>0.97 mH/km</td>
</tr>
<tr>
<td>$l$</td>
<td>Total Line length</td>
<td>0 – 10 km</td>
</tr>
<tr>
<td>$R_f$</td>
<td>Fault Resistance</td>
<td>0 – 100 Ω</td>
</tr>
<tr>
<td>$V_0$</td>
<td>Initial Voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>$C_p$</td>
<td>Probe Capacitance</td>
<td>0.1 μF</td>
</tr>
<tr>
<td>$L_p$</td>
<td>Probe Inductance</td>
<td>4.3 mH</td>
</tr>
</tbody>
</table>

TABLE 4-V: The error value of Q is 2.0668 for various fault resistance and fault distance

<table>
<thead>
<tr>
<th>$R_f$</th>
<th>0.1</th>
<th>1</th>
<th>10</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.01</td>
<td>1.991720</td>
<td>1.969923</td>
<td>1.934451</td>
<td>3.090711</td>
</tr>
<tr>
<td>0.1</td>
<td>0.215224</td>
<td>0.213830</td>
<td>0.220940</td>
<td>0.099343</td>
</tr>
<tr>
<td>1</td>
<td>0.023485</td>
<td>0.023333</td>
<td>0.023680</td>
<td>0.011576</td>
</tr>
<tr>
<td>10</td>
<td>0.003417</td>
<td>0.003379</td>
<td>0.003740</td>
<td>0.001142</td>
</tr>
</tbody>
</table>

In overall, we can conclude a high Q factor can widen the range of the fault resistance measurement. High Q factor can prevent the oscillation falls into overdamped system especially at high fault resistance. As such, the proposed flowchart can be used as the reference for design a probe power unit for wide range fault resistance.

4.4 Parallel path fault branch identification

The parallel path transmission line is multiple paths that have two common joints, and it is commonly seen in the power system. The parallel path is a connection of several cables in parallel for the transmission line. A DC system meshed network as shown in Fig 4-10a can be seen as the parallel connection transmission line. When a fault occurs, the current flown from the faulted cable and the parallel cable path toward the fault point. Hence, it is also necessary to identify the fault segment for the complex network before the recovery process.

Fig 4-9. The error value over fault distance and fault resistance for Q is 2.0668
A modification of the probe power unit is needed to identify the fault of multiple parallel paths. The modification of the probe power unit is to add a current probe to each junction. The total number of current measurement probe for the parallel probe power unit is the sum of the current measurement at each terminal junction and the source. For n numbers of the terminal junction, there would be an n+1 number of current probes are needed in total for a parallel probe power unit. The parallel probe power unit is shown in Fig 4-10b. The operation of the modified probe power unit is similar to the previous probe power unit. The capacitor is pre-charging for a long time with the S1 switch is closed, and the S2 switch is opened. Then, triggering the S1 switch to open and S2 switch to close at the same time for the current injection. The information of first peak current and the time of one cycle are recorded. These reading are used as the information to determine the fault path and fault location of the multiple parallel transmission paths.

For a network with multiple transmission paths with no connection of transmission line at both ends such as radial network, the fault path can be easily identified as the only current oscillation at among the current probes. However, the fault path cannot be directly identified by observing the current probe for the parallel connection network. Consider a network with multiple parallel transmission paths is connected with two common buses at both end terminal as shown in Fig 4-11a. Len and d are denoted as the cable length and the fault distance respectively. Z indicates the impedance of a unit kilometer. The fault happens at one of the multiple parallel paths transmission lines. The parallel probe power unit is then triggered and injects the
currents with different magnitude at each junction and flow toward the fault point. An equivalent circuit of a fault in the parallel path is depicted as shown in Fig 4-11b. The impedance of the non-fault parallel paths is shown as (4.16), and n is denoted as n number of junction parallel path. Then, the equivalent impedance seen from the injection source is obtained as (4.17). The subscript fp is denoted as the fault path among multiple paths.

\[
Z_{pa} = \frac{1}{\sum_{k=1}^{n} \frac{1}{Len_k Z_k}} - \frac{1}{Len_{fp} Z_{fp}}
\]

(16)

\[
Z_{eq} = \frac{Z_{pa} + (Len_{fp} - d)Z_{fp}}{Z_{pa} + Len_{fp} Z_{fp}}
\]

(17)

Based on the equivalent circuit as shown in Fig 4-11b and the current divider rule, the fault path current is derived as shown in (4.18), and the fault distance is derived as (4.19).

\[
i_{fp} = i_t \left( \frac{Z_{eq}}{dZ_{fp}} \right)
\]

(4.18)

\[
d = \frac{(Z_{pa} + Len_{fp} Z_{fp})(i_t - i_{fp})}{Z_{fp} i_{fp}}
\]

(4.19)

4.4.1 Fault Identification of Multiple Parallel Path with Different Type and Different Length

By using the fault distance identification as derived in (4.19), an assumption can be made for the calculated fault distance accuracy is affected with varying the fault resistance. A simulation test with two cables test is conducted to verify the assumption made. TABLE 4-VI shows the cable parameter of different unit resistance, different unit inductance, and different cable length. The MATLAB Simulink is the software for the simulation.
A simulation test is conducted with two similar cables are used as the transmission cable, and one of the cables has a fault. Two cable A from Table 4-III are employed as the simulation test. The capacitor and inductor value of probe power unit are of 0.273μF and 400μH respectively as shown in the previous section. Fig 4-12 plots the simulation result of the error of calculated fault distance with varying the fault distance and fault resistance. The result shows a high accuracy fault distance identification with less than 0.03% of error measurement. This result can conclude the error measurement is almost the same for varying the fault resistance at the same fault distance. Hence, the following simulation test case only takes into consideration the result of fault distance identification with varying fault distance only, but the fault resistance stays constant at 2Ω. The test cases to verify the (4.19) are:

Case 1: Two parallel cables of same cable length and same cable type
Case 2: Two parallel cables of different cable length and same cable type
Case 3: Two parallel cables of same cable length and different cable type
Case 4: Two parallel cables of different cable length and different cable type

![Fig 4-12 Error measurement of varying fault resistance test](image-url)
For multiple parallel paths with same cable length and same cable type, the fault path identification is always at the largest positive magnitude current among all junction. Case 1 simulates a test of two parallel arrangement cables with the same cable length and impedance. Two cables A are chosen for case 1 and denoted as A1 and A2. A fault is presumed at cable A1 for the simulation. The simulation result of case 1 test is shown in Fig 4-13 with the fault segment is identified as cable A1 only and provide a calculated fault distance is very close to the actual fault distance. The calculated fault distance of cable A2 is zero value due to the fault segment is not identified as cable A2. Based on the assumption of fault at the positive largest magnitude current, the simulation shows the identification of the fault segment is correct.

However, the appearance of the fault path is not always at the largest magnitude current especially for a multiple paths transmission line with different cable length and different cable type. The following simulation test cases take into consideration multiple transmission paths with a different combination of cable impedance and cable length. The following simulation tests are conducted to test the effectiveness of identifying the fault segment of multiple paths using only the positive largest magnitude method. The simulation test using a modified probe power unit with the component parameter of \( C_p = 0.1 \mu F \) and \( L_p = 4.3 \text{ mH} \).

Case 2 simulates a test with same cable impedance but different cable length. The simulation conducts with two cables are connected in parallel. The simulation test using a cable A and a cable B from TABLE 4-III as the cable parameter. Case 2a is a simulation test with the actual fault happens at cable A, and case 2b simulates the occurrence of the fault path at cable B. Fig 4-14 shows the simulation of the fault distance versus the calculated fault distance. Fig 4-14a and Fig 4-14b depict the simulation result of the case 2a and case 2b respectively. Based on Fig 4-14b result where the actual fault path is at cable B, the positive largest current magnitude method identifies a fault at cable A when the fault distance at cable B is more than 2.5km. Using
(4.25) for the fault distance calculation, the obtained fault distance of cable A from the calculation shows the calculated fault distance is longer than the cable A length.

Fig 4-14. The simulation result of case 2: same cable type but different cable length: a) fault happens at cable A, b) fault occurs at cable B

Similarly, case 3 tests multiple transmission paths with same cable length but different cable impedance. Two parallel connected cables with a cable A and a cable C from TABLE 4-III are chosen as the simulation test cable parameter. The fault path is at the cable A for case 3a, and the fault path is at cable C for case 3b respectively. Fig 4-15a plots the simulation result of the case 3a and Fig 4-19b shows the simulation result of case 3b. As seen in Fig 4-15b, the fault path is identified as cable A which has a calculated fault distance with longer value than the cable length with more than 2km.
Case 4 shows different cable impedance and length is simulated. This case chooses a Cable B and a Cable C as the test cable of simulation. The actual fault path is assumed to happen at cable B and cable C for case 4a and case 4b respectively. Fig 4-16a depicts the simulation result of Case 4a, and Fig 4-16b presents the simulation of case 4b. Similar to case 2 and case 3, the chosen wrong fault path as cable B has a longer calculated fault distance than the 3km cable length.

In the simulation test with various cases, it is found that the calculated fault distance can be longer than the particular cable length if a wrong identification of fault
path. The false fault path identification is usually happening when the fault distance is closed to the cable length. With such a simulation test assumption, a fault identification flow is needed to develop to identify the fault path and fault distance correctly.

4.4.2 Parallel Path Fault Identification Flow

Using the derived equation from (4.16) to (4.19) and the parallel probe power unit, a propose fault identification flow for the parallel transmission line is shown Fig 4-17. The subscript M is denoted as the sequences of positive largest amplitude among the cable path current measurement. M=1 indicates the first largest amplitude, M=2 is the second highest amplitude, and the following. Initially, M is 1, and the positive largest current amplitude among the several paths is chosen as the fault path. Once the fault distance of the largest current magnitude path is computed, the fault distance will be taken as a comparison with the corresponding cable length. In the condition of the calculated fault distance is longer than the fault cable length, the fault identification flow will increase M by 1 and choose the next largest current magnitude path as the fault path and compute for the fault distance. The fault distance and fault path is determined and ended with the condition of the calculated fault distance have a smaller value than the total fault path length.

To verify the proposed flowchart for the multiple parallel path fault identification, a DC meshed network as shown in Fig 4-10a is used as the parallel path network for the simulation. The DC meshed network is assumed with a unipolar system, and all the transmission line segments are presumed with a length of 2km. The cables parameter for each segment is the same and is shown in TABLE 4-VII. The parallel probe
power unit is placed at bus 1 as shown in Fig 4-10a and the component parameter is shown in TABLE 4-VII. The simulation result for the fault of F1, F2, and F3 are shown as TABLE 4-VIII which the peak current at each junction, the total current, and the damping frequency are captured. Using the proposed flowchart to compute the fault distance and fault path, the result in TABLE 4-VIII shows an accurate result whereby F1 fault is at segment 13 with the fault distance is 1.1993km, F2 fault is at segment 14&43 with the fault distance is 3.4996km, and F3 fault falls at segment 12&23 with the fault distance is 0.7001km. Since the length of segment 14 is 2km, the fault would fall on segment 43 with the fault distance is 1.4996km from bus 4. The calculated fault distance and the fault segment result verify the proposed parallel path fault identification flowchart is feasible to be used as identifying the fault distance and fault path for multiple parallel path networks.

<table>
<thead>
<tr>
<th>Element</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_u</td>
<td>Line Resistance per unit km</td>
<td>121 mΩ/km</td>
</tr>
<tr>
<td>L_u</td>
<td>Line Inductance per unit km</td>
<td>0.97 mH/km</td>
</tr>
<tr>
<td>l</td>
<td>Total Line length for each segment</td>
<td>2km</td>
</tr>
<tr>
<td>R_f</td>
<td>Fault Resistance</td>
<td>100 Ω</td>
</tr>
<tr>
<td>V_o</td>
<td>Initial Voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>C_p</td>
<td>Probe Capacitance</td>
<td>0.1 μF</td>
</tr>
<tr>
<td>L_p</td>
<td>Probe Inductance</td>
<td>4.3 mH</td>
</tr>
</tbody>
</table>

### TABLE 4-VIII: Simulation parameter for the probe power unit and transmission line

<table>
<thead>
<tr>
<th>Fault segment</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>
</thead>
<tbody>
<tr>
<td>i_13 &amp; i_23</td>
<td>0.064</td>
<td>0.0904</td>
<td>0.3792</td>
</tr>
<tr>
<td>i_14 &amp; i_43</td>
<td>0.2989</td>
<td>0.1808</td>
<td>0.0382</td>
</tr>
<tr>
<td>i_t</td>
<td>0.4269</td>
<td>0.4133</td>
<td>0.4365</td>
</tr>
<tr>
<td>f</td>
<td>7023.02</td>
<td>6793.15</td>
<td>7182.2</td>
</tr>
<tr>
<td>M</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>d_cal</td>
<td>1.1993</td>
<td>3.4996</td>
<td>0.7001</td>
</tr>
</tbody>
</table>

4.5 Conclusion

For a single transmission line fault, the logarithm decrement technique can achieve better accuracy for fault location identification with a less reading is needed. The measurement reduces the error significantly compared to the least square error technique and the no damping technique. Alternatively, the determination of the LC pair parameter for the probe power unit is based on the peak deviation tolerance and the maximum detectable fault resistance. The proposed LC pair value can achieve a wider range of fault resistance and provide a high accuracy measurement of fault distance. The introduced parallel probe power unit associated with parallel fault identification flow was proven can accurately identify the fault path and fault distance.
of multiple parallel transmission paths. The parallel probe power unit and the parallel fault identification flow can be used identifying the fault for a complex network such as a ring network or a meshed network. However, this research does not cover the fault identification for medium length transmission which includes the parasitic capacitance in the cable and the fault identification for a single transmission line with the different material at a different section. These two topics are crucial for the fault identification aspect which will be covered in the future research. In overall, the achievement of high accuracy fault location identification is shown for a different type of network configuration using a single-ended probe power unit device and the proposed algorithm.
Chapter 5. A Stable Restoration Sequence in Fault Recovery State

This chapter presents the fault recovery action to restore back the power of the DC network. The benefit of system recovery is the reboot of entirely or partially system back to normal operation without an outage of the whole system. The fault recovery process aim is to achieve a stable DC voltage.

A meshed network DC distribution system with the DC switches and circuit breaker as presented in Fig 4-20 is used in this chapter. The DC distribution system consists of a grid interfacing system, a storage system, and a distributed generation system. Once the fault segment is identified and isolated, the recovery action will be made immediately to restore power back to normal operation.

The adoption of the DC circuit breaker for the DC system is due to faster interruption speed and has a result of reducing the fault current magnitude. The adoption of system reconfiguration proposed in [20, 57] using the AC circuit breaker can have different result compare to the DC circuit breaker due to the placing of DC circuit breaker is different. The DC circuit breaker that using the same reconfiguration step as AC circuit breaker can result with high transient DC voltage at the initialization stage. Hence, a knowledge of system reconfiguration is required for a DC distribution system with different facilities require to achieve a stable system recovery.

The reconfiguration step is the priority of deblocking the power converter or reclose the DC circuit breaker for restoring the facility back to the DC microgrid. For a smooth post-fault operation, the implementation of the reconfiguration step for a different facility is different. A comparison of the reconfiguration step for different facilities shown in this chapter. Additionally, the simultaneous and sequential connection of all facilities back to the DC system is shown in this paper. Finally, the comparison of different sequences of reconnecting different facilities to the DC network is presented in this chapter.

5.1 DC Microgrid system configuration

A meshed network DC distribution system is shown in Fig 5-1. The meshed network has higher reliability than radial network due to the capability of entirely recover the facilities operation with any fault at the transmission line and partially recover facilities operation with the fault at one of the buses. For each transmission line in the meshed network, there are two DC switches placing at each end terminal
and connected to the bus. The DC switch provides the necessary selectivity to the DC network and allows the implementation of fault recovery to isolate the fault segment transmission line. The DC circuit breaker is used as the fault tripping device instead of a long breaking time AC circuit breaker. The fast tripping speed DC circuit breaker can lower the risk of high magnitude fault current feeding toward the fault. The DC circuit breaker is placed at the connection of facility power converter to the DC network.

The commonly seen facilities in the DC distribution system are grid interfacing system, storage system, distributed generation system, and load. The typical power converter for each facility is shown in Fig 5-2. Each facility power converter performs differently toward the DC network.
In the DC distribution system, the grid interfacing system is served a slack bus terminal to regulate a constant DC voltage of the DC network and balance the power in the DC microgrid system. Hence, three phase[82] or single phase PWM boost type rectifier[83-86] is chosen as the power converter of the grid interfacing system. The control mode of the grid interfacing system power converter is the voltage control mode that can regulate the voltage level to 380Vdc. The rectifier converts the AC energy to a DC energy. In a small-scale DC microgrid system with below 5kW, the single-phase PWM boost rectifier is sufficient as the grid interfacing system power converter. TABLE 5-I shows the components parameter for single phase PWM rectifier with the derivation of the parameter is shown in APPENDIX-B.1.
The storage system function as import and export the power of the DC network. The storage system deposits the excess generated power from the DC distribution system and supplies power to the insufficient power DC distribution system. Hence, an active power control mode is exploited for the storage system to control the power feeding or storing in the DC distribution system. In a circumstance where insufficient power in the DC distribution system, the voltage level of the DC distribution system will sag. The battery system will convert into a voltage control mode and regulate the DC distribution system voltage.

There are various power converters for the storage system with a different number of switches [87]. Among all the power converters, the synchronous boost DC-DC converter[88, 89] and the dual active bridge converter[90-93] are the most popular power converter for the storage system. For a power level below 5kW storage system, the synchronous boost converter is typically selected as the storage system converter because of a low number switching device. The synchronous boost converter allows bidirectional power flow. It has the function of stepping down the voltage level on the battery side and stepping up the voltage level at the DC network terminal. The synchronous boost converter components parameter is derived in APPENDIX-B.2 and is presented in TABLE 5-II.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>Input Voltage</td>
<td>230Vrms</td>
</tr>
<tr>
<td>$V_o$</td>
<td>Output Voltage</td>
<td>380Vdc</td>
</tr>
<tr>
<td>$P$</td>
<td>Power Rating</td>
<td>5kW</td>
</tr>
<tr>
<td>$f_s$</td>
<td>Switching Frequency</td>
<td>20kHz</td>
</tr>
<tr>
<td>$\Delta i_L$</td>
<td>Input Current Variation</td>
<td>5%</td>
</tr>
<tr>
<td>$\Delta V_o$</td>
<td>Output Voltage Variation</td>
<td>1%</td>
</tr>
<tr>
<td>$L$</td>
<td>Input Inductor</td>
<td>3.09mH</td>
</tr>
<tr>
<td>$C$</td>
<td>Output Capacitor</td>
<td>19.15mF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>Input Voltage</td>
<td>200Vdc</td>
</tr>
<tr>
<td>$V_o$</td>
<td>Output Voltage</td>
<td>380Vdc</td>
</tr>
<tr>
<td>$P$</td>
<td>Power Rating</td>
<td>5kW</td>
</tr>
<tr>
<td>$f_s$</td>
<td>Switching Frequency</td>
<td>10kHz</td>
</tr>
<tr>
<td>$\Delta i_L$</td>
<td>Input Current Variation</td>
<td>5%</td>
</tr>
<tr>
<td>$\Delta V_o$</td>
<td>Output Voltage Variation</td>
<td>0.1%</td>
</tr>
<tr>
<td>$L$</td>
<td>Input Inductor</td>
<td>10.7mF</td>
</tr>
<tr>
<td>$C$</td>
<td>Output Capacitor</td>
<td>820μF</td>
</tr>
</tbody>
</table>
The distribution generation system in a DC distribution system is usually renewable energy such as photovoltaic and wind energy. For a country in the topical zone such as Singapore has rich sunlight and the photovoltaic is the most common distributed generation source in the DC distribution system. The photovoltaic system has a time-varying output power that depends on solar irradiance level and ambient temperature. The wide range of photovoltaic system voltage with the variations of power level is due to the fluctuation of energy source which greatly depends on solar irradiance, temperature, partial shading, complex roof structure and orientation conditions. Typically, the energy harvested from the photovoltaic system decreases when the temperature increases and the harvested power increases when the solar irradiation increases. There is a unique operating point whereby the photovoltaic generator produces maximum output power. The harvested power is depending on the voltage level of the photovoltaic cell, and it is sourced to the DC distribution system.

A commonly seen power converter for the photovoltaic system is an isolated boost converter [94] and boost converter [95-99]. For a small-scale power harvesting, the boost converter is selected as the photovoltaic system converter. The boost converter can step up the harvest energy voltage from the photovoltaic system to the DC distribution system voltage level, and the input voltage can be controlled to achieve maximum power harvesting. The boost converter components parameter derived in APPENDIX-B.3 is shown in TABLE 5-III.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>Input Voltage</td>
<td>210Vdc</td>
</tr>
<tr>
<td>$V_{o}$</td>
<td>Output Voltage</td>
<td>380Vdc</td>
</tr>
<tr>
<td>$P$</td>
<td>Power Rating</td>
<td>5kW</td>
</tr>
<tr>
<td>$f_s$</td>
<td>Switching Frequency</td>
<td>10kHz</td>
</tr>
<tr>
<td>$\Delta i_L$</td>
<td>Input Current Variation</td>
<td>5%</td>
</tr>
<tr>
<td>$\Delta V_o$</td>
<td>Output Voltage Variation</td>
<td>0.1%</td>
</tr>
<tr>
<td>$L$</td>
<td>Input Inductor</td>
<td>10.7mF</td>
</tr>
<tr>
<td>$C$</td>
<td>Output Capacitor</td>
<td>774µF</td>
</tr>
</tbody>
</table>

5.2 Reconfiguration Step of power converter and DC circuit breaker

The reconfiguration step in this paper is termed as the sequence of reclosing the DC circuit breaker and deblock power converter. For system recovery, the reconfiguration step of facilities has a significant impact on the transient of DC voltage. An effective reconfiguration step can reduce the transient level and result in better voltage stability. In the following section, the reconfiguration step of three main
facilities in the DC network such as grid interfacing system, distributed generation, and storage system is presented.

5.2.1 Grid Interfacing System

The power converter for grid interfacing system as shown in Fig 5-2a is a type of voltage source converter. The input to the power converter is tied to the grid with a distribution AC voltage level at 230Vac. The voltage is regulated with 380Vdc at the output of the power converter. The power converter output will result in the maximum voltage level is two times to the RMS voltage but not boost up to the desired 380Vdc voltage level. The reconnection of load to the DC network is before deblock the grid interfacing system converter can cause an insufficient voltage at the end terminal, and this result can degrade the load efficacy. The non-regulated voltage at the power converter DC terminal is because the current will continuously flow to the power converter DC terminal through the antiparallel diode of the switches when the switches are not given any control signal at the blocking state. Additionally, the DC circuit breaker is reclosed after deblock the grid interfacing system can suppress the inrush current of the switches at the initial state. The high inrush current can damage the power converter switches. A simulation test is conducted to validate the assumption made of the load connected before and after deblock the grid interfacing system. The simulation is conducted in the way of the power converter is deblocked at 1s, and the DC circuit breaker is reclosed at 0.5s and 1.5s respectively. The MATLAB Simulink is used as the software for the simulation.

Fig 5-3 plots the simulation result of the DC terminal voltage and current, and the high side switches current of the grid interfacing system power converter. The simulation results show the output terminal DC voltage is regulated up to 380v and the current is stepped up smoothly for both cases. However, there is an inrush current at the switches for prior and after reclose circuit breaker cases. The simulation result shows the reclosing of the circuit breaker after deblocking the power converter has a lower inrush current compared to the case of reclosing the circuit breaker before the deblocking of the power converter.
5.2.2 Battery System

The synchronous boost converter as shown in Fig 5-2b is chosen as the power converter of the battery system. This power converter has the capability of flowing current in both directions. In the event of regulated voltage at the DC system, the active power control mode would be taken as the control of power converter to store the excess power generated from DC network or supply the insufficient power to the DC network. Deblock the power converter prior to the reclosing dc circuit breaker can cause an increase of voltage at the smoothing capacitor of the power converter. This will cause the output voltage and output current have a large overshoot at the DC network terminal in the event of reclosing the dc circuit breaker to connect the power converter to the DC network. A simulation test is conducted to examine the result of deblocking synchronous boost converter priory and after the reclosing of dc circuit breaker. The power converter is activated at 1s, and the dc circuit breaker is reclosed at 0.5s and 1.5s respectively. The MATLAB Simulink is used as the software for the simulation.
The simulation result of the storage system with the DC network voltage, DC network current, and the switches of the power converter is shown in Fig 5-4. For the power converter is deblocked before reclosing the dc circuit breaker, the voltage of the smoothing capacitor in the power converter is kept charging. When the dc circuit breaker is reclosed, a large overshoot voltage and current at the DC network is obtained. As a comparison, the DC circuit breaker is reclosed before deblock the power converter can eliminate the overshoot voltage and current at the DC network. The result of switch current in the power converter shows no difference for reconfiguration step of the DC circuit breaker and the power converter.

Fig 5-4. Simulation result of the active power control mode battery system with the reactivation of power converter at 1s and dc circuit breaker at 0.5s and 1.5s: a) Load voltage, b) load current c) zoom in load current in between 0.75s to 1.8s d) power converter switch current
Based on the simulation result, the conclusion of the reconfiguration step of the storage system is the dc circuit breaker should have reclosed before deblock the power converter. This reconfiguration step for battery system can eliminate the overshoot of output voltage and current at the DC network that can damage the downstream load and facilities attached to the DC network.

5.2.3 Distributed Generation System

For a photovoltaic system represented as the distributed generation system, a boost converter as shown in Fig 5-2c is chosen as the power converter. The power converter tracks the maximum power point of the solar panel and transfers the harvested power toward the DC network. The deblock of boost converter before reclosing the dc circuit breaker (which is without a constant DC voltage at the converter output) will increase the smoothing capacitor voltage. The increase of smoothing capacitor voltage is due to charging of smoothing capacitor in the power converter without permitted to flow out. Reclose the DC circuit breaker to the DC network with energy stored in smoothing capacitor can cause a large discharging overshoot voltage and current occur at the DC network. A simulation test is run to examine the assumption made of deblocking the boost converter with reclosing of the dc circuit breaker at before and after. The power converter is activated at 1s, and the DC circuit breaker is reclosed at 0.5s and 1.5s respectively.

The simulation result of the photovoltaic system with the boost DC-DC converter is shown in Fig 5-5. The reclosing of the DC circuit breaker after deblocking the power converter create a large rising of the output voltage at the power converter. The reclose of DC circuit breaker then generates a large overshoot current at the output terminal. Based on the photovoltaic system simulation result, it is necessary to connect to a stable DC voltage before deblocking the power converter. A stable DC voltage at the power converter output can eliminate the overshoot current and prevent damage the load and facilities attached to the DC system. Hence, the DC circuit breaker must reclose before the activation of the power converter. Additionally, there are no different for the power converter switch current for both cases.
5.2.4 Summary of Reconfiguration Step

For grid interfacing system, reclose DC circuit breaker after deblocking the power converter has the benefit of reducing the inrush current of the power converter at start-up state and prevent the degradation of load performance due to the insufficient load current and load voltage. The reclose of DC circuit breaker before deblocking the power converter for the battery system, and the photovoltaic system can eliminate the overshoot voltage at the output terminal. The reconfiguration step of reclosing DC circuit breaker prior to deblock the power converter sequence for each individual facility back to the DC network can achieve a more stable voltage.

5.3 The Reconnection Sequence of facilities to the DC Microgrid System

5.3.1 Simultaneous versus Sequential connection

After removing the fault from the DC system, all facilities will reconnect back to the DC network for the system recovery. There is an impact on the performance for a different reenergizing sequence of each facility in MTDC. The ineffective reenergizing sequence can cause a large transient voltage, unstable voltage, and non-equilibrium
power in the DC system. The system recovery can be differentiating into simultaneous connection or sequential connection. A simulation is conducted to observe the transient of simultaneous connection and sequential connection of facilities to the DC network. For the simultaneous connection, the DC circuit breaker of all facilities is reclosed at 1s, and all the power converter facilities are deblocked at 1.5s. Fig 5-6 shows the simulation result of all the facilities connected to the DC network simultaneously. The positive magnitude current mean current flow into the DC network and negative is the current is flown out from the DC system. The simulation of DC buses voltage and DC buses current at each power converter output terminal are shown. For the sequential connection, the timing of connection is shown in TABLE IV with the sequence is 1) grid interfacing system, 2) battery system, 3) photovoltaic system. The load draws 4kW power from the DC network, and the maximum power capacity of storing and sourcing the battery system is set to 2kW. Fig 5-7 shows the simulation result of the sequences connection of each facility to the DC network.

Fig 5-6. The Simulation result of the Simultaneous connection of facilities to the DC network: a) The DC bus voltage b) The DC bus current
TABLE 5-IV: The action timing of each facility in the DC system

<table>
<thead>
<tr>
<th>Time(s)</th>
<th>Recovery Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Activate the grid interfacing system converter</td>
</tr>
<tr>
<td>1.5</td>
<td>Reclose the grid interfacing system dc cb</td>
</tr>
<tr>
<td>2</td>
<td>Reclose the battery system dc cb</td>
</tr>
<tr>
<td>2.5</td>
<td>Activate the battery system converter</td>
</tr>
<tr>
<td>3</td>
<td>Reclose the photovoltaic system dc cb</td>
</tr>
<tr>
<td>3.5</td>
<td>Activate the photovoltaic system converter</td>
</tr>
</tbody>
</table>

![Fig 5-7. The Simulation result of the sequential connection of facilities to the DC network: a) The DC bus voltage b) The DC bus current (case A connection sequence of grid interfacing system, battery system, photovoltaic system)](image_url)

Taking the simulation result of simultaneous and sequential connection as shown in Fig 5-6 and Fig 5-7 respectively as a comparison, there are not many changes for DC voltage transient on each bus. However, the connection of the facilities in the sequence has a smaller current transient of each bus when the DC circuit breaker is reclosed. Based on these simulation result, the conclusion can be made with the sequential connection of the facilities to the DC network is more stable due to the transient current is smaller than simultaneous connection.

5.3.2 Facilities Reconnecting Sequence

The priority of connecting each individual facility back to the DC network has a great impact on the DC network voltage and the transient current. The distributed generation system necessitates a stable voltage prior to function effectively. Hence, the grid interfacing system that acts as the slack bus should be the first facility connected.
back to the facility. The storage system monitors the DC network voltage and decides the control mode. The battery system will turn into active power control mode if the DC network that has a full rated voltage. From the assumption made, the proposed reconnection sequence of the facilities back the DC system is: 1) grid interfacing system, 2) battery system, 3) photovoltaic system. A simulation test is conducted to examine the priority of reconnection to the DC network for system recovery. The reconnection action of each facility is included of deblocking power converter and reclose DC circuit breaker. The reconnection timing is 1s, 1.5s, 2s, 2.5s, 3s, and 3.5s. There are six possibilities of sequences for the reconnection of facilities to the DC network, the simulation cases are:

A. grid interfacing system, battery system, photovoltaic system
B. grid interfacing system, photovoltaic system, battery system
C. battery system, grid interfacing system, photovoltaic system
D. battery system, photovoltaic system, grid interfacing system
E. photovoltaic system, grid interfacing system, battery system
F. photovoltaic system, battery system, grid interfacing system

Case A and B test on the connection of the grid interfacing system prior to other facilities. The simulation results of case A and case B are shown in Fig 5-7 and 5-8 respectively. Fig 5-7 and 5-8 plot the DC buses voltage and current. The DC buses voltage shows not much different for the transient of DC voltage. The transient current magnitude is the same for case A and case B. From the simulation result, case A and case B can be chosen as the facilities connection sequence to the DC network.
Fig 5-8. The simulation result of case B with the sequence connection is grid interfacing system, photovoltaic system, battery system: a) DC bus voltage and b) DC bus current

Case C and Case D examine the connection of battery system prior to other facilities. The simulation result of case C and case D connection sequences are shown in Fig 5-9 and Fig 5-10 respectively. The battery system will turn into voltage control mode at the initial stage to regulate DC network voltage and balance the power of the DC network. Fig 5-9 and Fig 5-10 show the simulation result of the DC network voltage and current. Case C and case D show a high overshoot voltage on all buses when the battery system is connected to the DC network. There is a voltage sag for the DC bus voltage and large transient current when the battery system changing the control mode from voltage control mode to power control mode at the moment grid interfacing system is connected back to the DC network. The connection of grid interfacing system has a huge fluctuation of current flow to the DC network.
Fig 5-9. The simulation result of case C with the sequence connection is battery system, grid interfacing system, photovoltaic system: a) DC bus voltage and b) DC bus current

Fig 5-10. The simulation result of case D with the sequence connection is battery system, photovoltaic system, grid interfacing system: a) DC bus voltage and b) DC bus current
Case E and case F test the connection of the photovoltaic system to the DC network prior to other facilities. The simulation result of case E and case F is shown in Fig 5-11 and Fig 5-12 respectively. The photovoltaic system that connected to DC network with the voltage does not regulate to the rated voltage 380Vdc can cause the photovoltaic system does not perform maximum power harvested from the renewable energy source.

Fig 5-11. The simulation result of case E with the sequence connection is photovoltaic system, grid interfacing system, battery system: a) DC bus voltage and b) DC bus current
Fig 5-12. The simulation result of case F with the sequence connection is photovoltaic system, battery system, grid interfacing system: a) DC bus voltage and b) DC bus current

In a comparison of all the system recovery cases, case A and case B are the suggested reconnection sequence of facilities due to low transient DC voltage and current in the DC network than other sequences. Case A and case B system recovery sequence can realize a stable DC voltage. Hence, the assumption made with the proposed reconnection sequence of the facilities back the DC system is valid and can use as a reference for fault recovery.

5.4 Conclusion

A novel of fault recovery of the DC system facilities is presented. The fault recovery covers the reconfiguration step of reclose DC circuit breaker and deblock power converter, the comparison of simultaneous connection and sequential connection of the facilities to the DC network, and the priority of reconnecting individual facility to the DC network. The DC system facilities include grid interfacing system, storage system, and photovoltaic system. Each facility assigns an appropriate power converter to serve the DC system. The chosen of the power converter is based on the common seen in the literature review. The reconfiguration step of reclosing DC circuit breaker after deblocking the power converter for the grid interfacing system can
reduce the inrush current within the power converter upon initialization stage. The reconfiguration step of recloses the DC circuit breaker prior to deblocking the battery and photovoltaic system can achieve a more stable DC voltage that has a result of preventing the high overshoot voltage and current to the DC network. The preference of the sequential connection of the facilities back to the DC system than the simultaneous connection is due to less transient voltage and current in the DC network. For the facilities recovery sequence, the grid interfacing system is the first connecting facilities can achieve the least transient voltage and current. In overall, the fault recovery can achieve a more stable voltage and current for the DC system.
Chapter 6. Conclusion and Future Work

6.1 Conclusion

This thesis demonstrates the entire fault tolerance process methodology. The fault tolerance process covers the fault detection, fault isolation, fault identification, and fault recovery.

The T-source circuit breaker accomplishes the fault detection and fault isolation. The T-source circuit breaker pre-tripping and post-tripping modelings are introduced. The pre-tripping model is used as a tool to determine the circuit breaker capacitor with respect to various load capacitor condition. The post-tripping model and the circuit breaker current rating is used as a reference to determine the transformer inductance. The redesign of the T-source circuit breaker component parameter can achieve a smaller size, ensure the tripping operation at the fault state, and has a lower output surge fault current as compared to the previous design T-source circuit breaker in the literature. Consequently, the introduced T-source circuit breaker design has a rapid fault current interruption that can reduce high magnitude fault current propagates from source to the DC system. In addition, the modification circuit introduced for the T-source circuit breaker has a benefit of internal SCR device protection.

The fault identification is a bridge step in between the source interruption and system recovery. This step identifies the fault segment and location, then isolate the fault segment for the non-fault section to continue operation. An accurate fault identification has a benefit of facilitating the maintenance task, reduce the repair cost, and speed up the restoration process. A probe power unit carries out as the fault location identification due to the advantages of good accuracy and applicable in offline mode where the source has completely interrupted in the system. An improvement with more precise fault distance and less computation are achieved by using the proposed logarithm decrement technique to obtain the decay constant. For a wider fault resistance range of fault distance measurement, the changing of the LC pair in the probe power unit is based on the peak deviation tolerance and the maximum detectable fault resistance. The peak deviation tolerance determines the Q-factor. The parallel probe power unit by adding a current probing at each terminal and the parallel fault identification flow was introduced. The parallel probe power unit and the parallel
fault identification flow can be used identifying the fault for a complex network such as a ring network or a meshed network.

The system recovery reboots entirely or partially system back to normal operation without an outage of the whole system. A least transient DC voltage and DC current are the goals of fault recovery in term of stability. The commonly seen facilities in the DC distribution system are grid interfacing system, storage system, and photovoltaic system. Each facility has two components as the bridge to the DC system. The bridge components are the power converter and the DC circuit breaker. Various power converters are used due to each facility function differently. With such a different power converter for each facility and the DC circuit breaker placement at the DC network, the reconfiguration step of the bridge component to the system for various facilities are different. For the grid interfacing system, the power converter is recommended to deblock before reclosing the DC circuit breaker. For the photovoltaic system and the battery system, the power converter must enable after the reclose of DC circuit breaker to avoid overcharging the smoothing capacitor and prevent the large overshoot current happen. The sequential connection of facilities shows a less current transient than simultaneous connection. For the system recovery with a stable voltage, the sequences of reconnection facilities back to the DC system are 1) grid interfacing system, 2) storage system, 3) photovoltaic system.

In overall, a robust and resilience DC system will be achieved with the fault tolerance and protective scheme introduced for each stage. The scheme provides a ‘self-healing’ action with the continuous operation when facing a fault condition in the DC system.

6.2 Future work

6.2.1 Circuit Breaker Tripping Characteristic at Different Location

Fig 3-21 shows the T-source circuit breaker can achieve an automated breaking for any fault event in the DC system. All the circuit breakers trip at the same time regardless of the fault location. The same time tripping is due to the same type of design for the T-source circuit breaker are used in the DC system.

However, the load terminal fault must not affect the DC system, and the downstream circuit breaker(load terminal) should have tripped priory to the upstream circuit breaker(source terminal) as illustrated in Fig 6-1. This action can assure continuous operation of the DC system. As such, the source and load terminal circuit
breaker require a different current rating circuit breaker design. The current rating of the source terminal circuit breaker should be larger than the load terminal circuit breaker. The determination of the circuit breaker current rating was presented in [100] and can be used as the reference the for the circuit breaker design in the future. For such current rating design of circuit breaker in the DC system, the load fault would not need to interrupt the power source service such as grid interfacing system, storage system, and the distributed generation system to the DC system.

![Diagram](image_url)

**Fig 6.1.** The tripping characteristic of DC circuit breaker at a different location

### 6.2.2 Power converter Internal Fault

There is a high number of power converters in the DC microgrid system. Redundant converter for each facility is the option to increase system reliability. However, this option increase system complexity and is not economical. A second option to improve the reliability is to develop fault protection within power converters in DC distribution systems. Internal faults have much more concern due to many different components in the power converter. The cause of internal defects is either due to the power switch or component degradation or due to overcurrent experienced from the power system. The fault protection ability should also be integrated into the power converter to mitigate these faults. A fault identification technique was proposed in [101] using the wavelet decomposition analysis. Alternatively, a polar plot associated with fuzzy logic can recognize the fault type and the fault location of power converter[102]. The introduction of fault protection scheme into the power converters can increase overall system reliability and availability with the elimination of redundant converter.
# APPENDIX

## A.1 Simulation data of the peak currents and damping frequency using

### TABLE 4-I

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>14.3956</td>
<td>0.00269</td>
<td>13.6126</td>
<td>0.00262</td>
</tr>
<tr>
<td>1</td>
<td>12.1164</td>
<td>0.00321</td>
<td>11.5578</td>
<td>0.00315</td>
</tr>
<tr>
<td>1.5</td>
<td>10.658</td>
<td>0.00366</td>
<td>10.2277</td>
<td>0.0036</td>
</tr>
<tr>
<td>2</td>
<td>9.6215</td>
<td>0.00406</td>
<td>9.2664</td>
<td>0.0004</td>
</tr>
<tr>
<td>2.5</td>
<td>8.8357</td>
<td>0.00443</td>
<td>8.5354</td>
<td>0.00436</td>
</tr>
<tr>
<td>3</td>
<td>8.2132</td>
<td>0.00476</td>
<td>7.9532</td>
<td>0.00047</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>10.9783</td>
<td>0.00137</td>
<td>10.1417</td>
<td>0.00136</td>
</tr>
<tr>
<td>1</td>
<td>9.4219</td>
<td>0.001639</td>
<td>7.3338</td>
<td>0.001635</td>
</tr>
<tr>
<td>1.5</td>
<td>8.365</td>
<td>0.001688</td>
<td>6.7133</td>
<td>0.001864</td>
</tr>
<tr>
<td>2</td>
<td>7.5848</td>
<td>0.002071</td>
<td>6.2198</td>
<td>0.002067</td>
</tr>
<tr>
<td>2.5</td>
<td>6.9773</td>
<td>0.002256</td>
<td>5.8154</td>
<td>0.002252</td>
</tr>
<tr>
<td>3</td>
<td>6.4864</td>
<td>0.002427</td>
<td>5.476</td>
<td>0.002423</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>8.3722</td>
<td>0.002477</td>
<td>8.4868</td>
<td>0.002476</td>
</tr>
<tr>
<td>1</td>
<td>7.3266</td>
<td>0.002957</td>
<td>6.5363</td>
<td>0.002956</td>
</tr>
<tr>
<td>1.5</td>
<td>6.5653</td>
<td>0.003369</td>
<td>4.9082</td>
<td>0.003367</td>
</tr>
<tr>
<td>2</td>
<td>5.9792</td>
<td>0.003736</td>
<td>4.1749</td>
<td>0.003734</td>
</tr>
<tr>
<td>2.5</td>
<td>5.5098</td>
<td>0.00407</td>
<td>3.9622</td>
<td>0.004068</td>
</tr>
<tr>
<td>3</td>
<td>5.1226</td>
<td>0.004379</td>
<td>3.7704</td>
<td>0.004377</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>6.3847</td>
<td>0.003581</td>
<td>2.9125</td>
<td>0.003583</td>
</tr>
<tr>
<td>1</td>
<td>5.6973</td>
<td>0.004275</td>
<td>2.9529</td>
<td>0.004276</td>
</tr>
<tr>
<td>1.5</td>
<td>5.1528</td>
<td>0.004871</td>
<td>2.8946</td>
<td>0.004871</td>
</tr>
<tr>
<td>2</td>
<td>4.7135</td>
<td>0.005401</td>
<td>2.8023</td>
<td>0.005401</td>
</tr>
<tr>
<td>2.5</td>
<td>4.3509</td>
<td>0.005884</td>
<td>2.6996</td>
<td>0.005884</td>
</tr>
<tr>
<td>3</td>
<td>4.0455</td>
<td>0.00633</td>
<td>5.596</td>
<td>0.00633</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>4.8691</td>
<td>0.004686</td>
<td>1.742</td>
<td>0.00469</td>
</tr>
<tr>
<td>1</td>
<td>4.4303</td>
<td>0.005593</td>
<td>1.8737</td>
<td>0.005596</td>
</tr>
<tr>
<td>1.5</td>
<td>4.0442</td>
<td>0.006372</td>
<td>1.9007</td>
<td>0.006375</td>
</tr>
<tr>
<td>2</td>
<td>3.7158</td>
<td>0.007066</td>
<td>1.881</td>
<td>0.007068</td>
</tr>
<tr>
<td>2.5</td>
<td>3.4358</td>
<td>0.007698</td>
<td>1.8393</td>
<td>0.00777</td>
</tr>
<tr>
<td>3</td>
<td>3.1949</td>
<td>0.008281</td>
<td>1.7874</td>
<td>0.008283</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$R_I$</th>
<th>0.5</th>
<th>1</th>
<th>1.5</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>5689.6</td>
<td>5675.93</td>
<td>5633.75</td>
<td>5622.98</td>
</tr>
<tr>
<td>1</td>
<td>4767.35</td>
<td>4758.71</td>
<td>4745.09</td>
<td>4726.43</td>
</tr>
<tr>
<td>1.5</td>
<td>4184.55</td>
<td>4178.31</td>
<td>4168.69</td>
<td>4155.69</td>
</tr>
<tr>
<td>2</td>
<td>3773.73</td>
<td>3768.86</td>
<td>3761.51</td>
<td>3751.69</td>
</tr>
<tr>
<td>2.5</td>
<td>3464.14</td>
<td>3460.14</td>
<td>3454.23</td>
<td>3446.4</td>
</tr>
<tr>
<td>3</td>
<td>3220.03</td>
<td>3216.64</td>
<td>3211.7</td>
<td>3205.24</td>
</tr>
</tbody>
</table>

$wd$
A.2 Simulation data of the peak currents and damping frequency using

**TABLE 4-IV**

<table>
<thead>
<tr>
<th>$R_f$</th>
<th>$I_p1$</th>
<th>$I_p2$</th>
<th>$w_d$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.1</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>0.01</td>
<td>0.4814</td>
<td>0.4798</td>
<td>0.4641</td>
</tr>
<tr>
<td>0.1</td>
<td>0.4767</td>
<td>0.4751</td>
<td>0.4595</td>
</tr>
<tr>
<td>1</td>
<td>0.4353</td>
<td>0.4339</td>
<td>0.4209</td>
</tr>
<tr>
<td>10</td>
<td>0.2665</td>
<td>0.266</td>
<td>0.2611</td>
</tr>
<tr>
<td>100</td>
<td>0.0984</td>
<td>0.0983</td>
<td>0.0977</td>
</tr>
<tr>
<td></td>
<td>0.4807</td>
<td>0.4726</td>
<td>0.399</td>
</tr>
<tr>
<td>0.1</td>
<td>0.4758</td>
<td>0.4678</td>
<td>0.3955</td>
</tr>
<tr>
<td>1</td>
<td>0.4339</td>
<td>0.4273</td>
<td>0.3665</td>
</tr>
<tr>
<td>10</td>
<td>0.2636</td>
<td>0.2611</td>
<td>0.2376</td>
</tr>
<tr>
<td>100</td>
<td>0.0947</td>
<td>0.0944</td>
<td>0.0912</td>
</tr>
<tr>
<td>0.01</td>
<td>48171.06</td>
<td>48170.91</td>
<td>48157.1</td>
</tr>
<tr>
<td>0.1</td>
<td>47690.52</td>
<td>47690.37</td>
<td>47676.97</td>
</tr>
<tr>
<td>1</td>
<td>43561.62</td>
<td>43561.49</td>
<td>43551.07</td>
</tr>
<tr>
<td>10</td>
<td>26726.4</td>
<td>26726.32</td>
<td>26723.46</td>
</tr>
<tr>
<td>100</td>
<td>9935.46</td>
<td>9935.44</td>
<td>9935.05</td>
</tr>
</tbody>
</table>
B.1 Grid Interfacing Converter Component Parameter Derivation

The AC voltage from the grid is 230Vrms with frequency is 50Hz. The power rating of the single-phase PWM rectifier is 5KW and output voltage regulated at 380Vdc. The variation of the output voltage and inductor current is 1% and 5% respectively. The switching frequency is assumed 20kHz.

Using the second harmonic ripple power as shown in [103], the output smoothing capacitance with 1% of ripple output voltage variation is obtained as:

\[ C = \frac{P_o}{2\omega V_o \Delta V_o} = 5.51 \text{mF} \]  \hspace{1cm} (B.1)

However, the grid interfacing system is defined as the slack bus of the DC microgrid. It is required to be able to hold-up a short-term voltage sag at the grid. Typically, 10 AC cycle of hold up time to prevent outage of the DC system. For a minimum withstand voltage 200Vdc. The output capacitance is obtained as:

\[ C = \frac{2P_{o\text{hold}}}{V_{o\text{max}}^2 - V_{o\text{min}}^2} = 19.15 \text{mF} \]  \hspace{1cm} (B.2)

The input inductance with 5% variation is obtained as:

\[ L = \frac{V_o}{4\Delta i_L f_{sw}} = 3.09 \text{mH} \]  \hspace{1cm} (B.3)
B.2 Battery Interfacing Converter Component Parameter Derivation

The battery nominal voltage is 200Vdc with the full charged voltage is 230Vdc. The nominal discharging current is 18Vdc, and the maximum discharging power can reach 4140W. The synchronous boost converter is chosen as the battery interfacing converter, and the power rating is set to 5kW. The output terminal of the synchronous boost converter is connected to the DC system with 380Vdc. The switching frequency is set to 10kHz. The output voltage and input current variation are set to 0.1% and 5% respectively.

Based on the boost converter capacitance energy equation, the output smoothing capacitor with 1% variation output voltage is obtained as:

\[ C = \frac{P_{o,\text{max}}D}{2V_o \Delta V_o f_s} = 820\mu F \]  \hspace{1cm} (B.4)

Based on the boost converter input inductor turn-on state equation, the inductance with 5% variation input current is obtained as:

\[ L = \frac{V_{i,nom}D}{2 \Delta i_L f_s} = 3.79\text{mH} \]  \hspace{1cm} (B.5)

However, for the boost converter to operate in a continuous current mode at light load condition with 100W, the minimum input inductance is shown as:

\[ L_{\text{min}} = \frac{2}{27} \frac{V_o^2}{P_{o,\text{max}} f_s} = 10.7\text{mF} \]  \hspace{1cm} (B.6)
B.3 Photovoltaic Interfacing Converter Component Parameter Derivation

An example of photovoltaic cell current-voltage and power-voltage characteristics are shown in Fig B-1. The maximum power generation based on this characteristic curve is 5kW of power generation at 210Vdc. This voltage is the photovoltaic cell voltage. It is regulated and feeds into the DC-DC boost converter input terminal. The output terminal is connected to the DC microgrid system with a constant voltage 380Vdc. The switching frequency is assumed 10kHz. The maximum variation of the inductor current and capacitor voltage is 5% and 1% respectively.

Based on the boost converter capacitance energy equation, the output smoothing capacitor with 0.1% variation output voltage is obtained as:

$$ C = \frac{P_{\text{omax}} D}{2V_o \Delta V_o f_s} = 774 \mu F \quad (B.7) $$

Based on the boost converter input inductor turn-on state equation, the inductance with 5% variation input current is obtained as:

$$ L = \frac{V_{in} D}{2 \Delta i_L f_s} = 3.95 \text{mH} \quad (B.8) $$

However, for the boost converter operates in a continuous current mode at light load condition with 500W, the minimum input inductance is shown as:

$$ L_{\text{min}} = \frac{2}{27} \frac{V_o^2}{P_{\text{o,light}} f_s} = 10.7 \text{mF} \quad (B.9) $$
Reference


