<table>
<thead>
<tr>
<th>Title</th>
<th>Experimentally-based analytical model of deep-submicron LDD pMOSFET’s in a Bi-MOS hybrid-mode environment (Published version)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Rofail, Samir S.; Yeo, Kiat Seng</td>
</tr>
<tr>
<td>Date</td>
<td>1997</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/4642">http://hdl.handle.net/10220/4642</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. <a href="http://www.ieee.org/portal/site">http://www.ieee.org/portal/site</a>.</td>
</tr>
</tbody>
</table>
Experimentally-Based Analytical Model of Deep-Submicron LDD pMOSFET’s in a Bi-MOS Hybrid-Mode Environment

Samir S. Rofail, Senior Member, IEEE, and Yeo Kiat Seng

Abstract—The hybrid-mode operation of deep-submicron LDD pMOSFET’s has been investigated experimentally. Based on the experimental results, analytical models for the threshold voltage, the device currents, the transconductance, and the output conductance were derived. The various current components in this mode of operation were extracted and identified. The effects of independently biasing the source, drain, gate, and body potentials on the device currents and parameters were examined. The body-induced-barrier-lowering (BIBL) effect, which is one of the \( V_{SB} \) effects and introduced for the first time, has been used to account for the changes in both the threshold voltage and the device currents caused by the forward source-body bias.

NOMENCLATURE

\( \Lambda_1, \Lambda_2 \) LDD region fitting parameters.
\( \alpha \) Fitting parameter used in the unified MOS current equation.
\( \varepsilon_{\text{ox}} \) Permittivity of silicon dioxide.
\( \varepsilon_{\text{Si}} \) Permittivity of silicon.
\( \Theta \) Charge-sharing factor.
\( \eta \) Drain-induced-barrier-lowering factor.
\( \gamma \) Overall \( V_{SB} \) effects factor.
\( \lambda \) Source barrier height lowering fitting parameter.
\( \Phi_b \) Surface potential.
\( \mu_p \) Hole mobility in the channel.
\( \mu_{pef} \) Effective hole mobility.
\( v_{\text{sat}} \) Saturation velocity of carriers.
\( \alpha_{1,2} \) Charge-sharing model fitting factors.
\( A_{\text{exp, dar}} \) Effective cross-sectional area for the bipolar current.
\( A_{\text{space}} \) Effective cross-sectional area for the space charge current.
\( C_{\text{ox}} \) Gate oxide capacitance.
\( D_p \) Hole diffusion constant.
\( E_c \) Critical electric field.
\( g_{m1} \) Principal transconductance.
\( g_{m2} \) Secondary transconductance.
\( g_{\text{sd}} \) Output conductance.
\( J_e \) Electron current density.
\( J_p \) Hole current density.
\( L_c \) Characteristic length.
\( L \) Device drawn channel length.
\( L_{\text{eff}} \) Device effective channel length.
\( L_p \) Length of the LDD P-region.
\( m_1 \) Space charge current model fitting parameter.
\( n_f \) Ideality factor.
\( n_i \) Intrinsic concentration of silicon.
\( N_{d} \) Source/Drain concentration.
\( N_{\text{a-}} \) LDD P-concentration.
\( N_{\text{substr}} \) Channel doping concentration.
\( P_e \) Hole concentration at the edge of the source (emitter)/n-well junction.
\( q \) Electronic charge.
\( r_{ji} \) LDD P-implant junction depth.
\( R_{\text{well}} \) N-well resistance.
\( T_{ox} \) Gate oxide thickness.
\( V_{\text{bi}} \) Built-in potential of the LDD P-/n-well regions.
\( V_T \) Thermal voltage.
\( V_{FB} \) Flat-band voltage.
\( V_g \) Source-body or drain-body junction voltages.
\( V_{SB} \) Source-body voltage.
\( V_{SB, ef} \) Effective source-body voltage.
\( V_{SD} \) Source-drain voltage.
\( V_{SD, ef} \) Effective source-drain voltage.
\( V_{SG} \) Source-gate voltage.
\( V_{T, eff} \) Effective threshold voltage.
\( W \) Device channel width.
\( X_d \) Depletion width at the drain.
\( X_{\text{dep}} \) Depletion layer thickness.
\( X_{\text{dm}} \) Depletion width at the drain’s surface.
\( X_j \) P+ implant junction depth.
\( X_a \) Depletion width at the source.

I. INTRODUCTION

RECENTLY, hybrid-mode devices employing lateral p-n-p BJT in a pMOS structure have received much attention due to its high current gain and simple technology [1], [2]. However, the studies of these devices were mainly done with the gate connected to the body, and the effects of independently biasing the source, drain, gate, and body potentials on the device performance could not be examined.

In this paper, the performance characterization as measured by the key device parameters of scaled LDD pMOSFET’s is...
presented. Two sets of fundamental quantities are investigated. These are 1) the device currents—the principal MOS current, the lateral bipolar current, and the space charge current; and 2) the device parameters—the threshold voltage, the transconductance, and the output conductance. The results and findings, experimentally based, are backed by some physical and analytical verifications. We have also introduced for the first time, the body-induced-barrier-lowering (BIBL) effect which accounts for changes in both the threshold voltage and the device currents when the source-body is forward biased. The significance of the work stems from the increasing need not only to accurately model short-channel MOSFET’s, but also to study the device performance in a bipolar/MOS hybrid-mode environment. The latter has been used frequently in CMOS/BiCMOS circuit design for low-voltage low-power applications [3], [4].

II. DEVICE STRUCTURE AND FABRICATION

A cross-sectional view of an LDD pMOSFET residing in a phosphorus implanted n-well is shown in Fig. 1. The various current components flowing in the device under the Bi-MOS hybrid-mode environment are illustrated in Fig. 2. The pMOS devices were fabricated using a twin-well CMOS process on a p/p-epi substrate of 6–9 Ω cm resistivity. Phosphorus was used for the n-well implantation with a dose of 10^13/cm^2 and an energy of 150 keV. The n-well junction depth was 2 µm and it has a sheet resistance of 1 kΩ/□. Modified LOCOS isolation was performed with 0.15 µm/side bird’s beak. Next, a gate oxide of 13 nm thickness was grown, followed by the deposition of n⁺ poly gate. Boron was then selectively implanted to form a shallow (0.12-µm junction depth), p-type LDD region. The LDD structure not only suppresses the band-to-band tunneling current but also permits closer separation of the S/D regions and tighter isolation pitch. Using the sidewall oxide spacer technology, high-quality oxide was deposited and later removed with an anisotropic etchback for poly planarization. This was followed by the S/D implantation, BF2 with a dose of 5 × 10^13/cm^2 and an energy of 70 keV were used. The p+ junction depth was 0.22 µm with a sheet resistance of 100 Ω/□. Next, TiW/Al-Si-Cu/ARC interconnect for metals 1 and 2 and SOG planarization were carried out. Finally, tapered contact and via for good step coverage were performed, followed by the oxide/nitride dual passivation layers deposition process.

III. THE THRESHOLD VOLTAGE

The threshold voltage is often used as an indicator in evaluating short-channel effects of scaled technologies. The ‘Transconductance Peak’ method is used to extract the threshold voltage of a few LDD pMOS devices. This method is relatively insensitive to the interface states, normal field mobility degradation, and series resistance [5].

The proposed model for the threshold voltage takes the form

\[ V_{Th} = V_{TO} - \eta V_{SD}^{diff} - \gamma V_{SB}^{diff} \]  

(1)

where

\[ V_{TO} = V_{FB} + \phi_s + \Theta \frac{2 \mu_{FS} N_{sub} \phi_s}{C_{ox}} \]  

(1a) and

\[ \Theta = a_1 - \frac{a_2 \phi_s}{L_{eff}} \]  

(1b)

\[ V_{TO} \] is the threshold voltage at \[ V_{SD} = V_{SB} = 0 \] V and is modeled by extending the classical threshold voltage expression using the charge-sharing model [6], [7] to account for the reduction of its value when the channel length is reduced. The modeling of the factors \( \eta \) [8] and \( \gamma \) will be described in the next section. The introduction of \( \eta \) and \( \gamma \) enables the effects of both the drain-induced-barrier-lowering (DIBL) and the forward source-body bias on the threshold voltage to be studied separately.

For LDD devices, to account for the voltage drop in the LDD region, the effective source-drain and source-body voltages are found to be [9]

\[ V_{SD}^{diff} = \frac{V_{SD}}{1 + \frac{2 \mu_{FS} L_{sd}}{C_{ox}}} \]  

(2a) and

\[ V_{SB}^{diff} = \frac{V_{SB}}{1 + \frac{2 \mu_{FS} L_{sd}}{C_{ox}}} \]  

(2b)
where
\[ l_c = \sqrt{\frac{\varepsilon_{si} T_{oc} X_{dep}}{\varepsilon_{ox} q N_{sbd}}} \]  
\[ X_{dep} = \sqrt{\frac{2 \varepsilon_{si}}{q N_{sbd}} (\phi_S - V_{Si}^* \text{eff})} \]

where \( A_1 = A_2 = 0.3 \) is found to give the best fit for our threshold voltage model. It was found that the effective drain voltage for the LDD device, based on the extracted process parameters, is about 20% less than the actual applied drain voltage. This explains why LDD devices exhibit better threshold voltage stability for short-channel lengths.

A. Drain-Induced-Barrier-Lowering (DIBL) Effect

For short-channel MOS devices, and due to the proximity of the source and drain, the threshold voltage is affected by the source-drain bias, especially at high values of \( V_{SD} \). The drain region can be thought of as a second gate causing the channel length modulation and affecting the potential distribution near the source. The DIBL factor \( \eta \) for a given technology is defined as

\[ \eta = \frac{\Delta V_{TDL}}{\Delta V_{SD}} \quad \text{at } V_{SB} = 0 \text{ V} \]  

(3)

In determining the DIBL factor, a family of curves \( V_{TDL} \) versus \( V_{SD} \) at various source-body bias and for different channel lengths have been generated. The \( \eta \) value for a particular technology and source-body bias condition is obtained by taking a small change in the threshold voltage over a small change in \( V_{SD} \) at the particular \( V_{SB} \) of concern. An iterative matching process has been adopted to determine the expression for \( \eta \) by fitting the set of experimental \( \eta \) values for various channel lengths and different \( V_{SD} \). The results in Fig. 3(a) show that \( \eta \) against \( V_{SD} \) is fairly constant, and therefore the expression used to model the DIBL effect is given as

\[ \eta = 1.03e^{-(7.8L^2-3L+2.5)} \]  

(4)

where \( L \) is in \( \mu \text{m} \). As depicted from Fig. 3(b), \( \eta V_{SD} \) increases with reducing channel lengths.

B. The \( V_{SB} \) Effects

Forward \( V_{SB} \) values affect the threshold voltage through the following:

1) The channel length modulation, caused by the changes in the depletion width of the source and drain junctions. As \( V_{SB} \) increases, the electrical channel length increases which tends to increase the threshold voltage.
2) The reduction of the depletion layer thickness under the gate, \( X_{dep} \), thereby reducing the threshold voltage.
3) BIBL, the lowering of the source-body barrier height, which triggers holes injection into the channel region. This phenomenon tends to reduce the threshold voltage.

The composite effect of \( V_{SB} \) on the threshold voltage, for a given technology, is defined by the factor \( \gamma \) where

\[ \gamma = \frac{\Delta V_{TDL}}{\Delta V_{SB}} \quad \text{at } V_{SD} = 0 \text{ V} \]  

(5)

The threshold voltage has been plotted against \( V_{SB} \) for various source-drain bias and different channel lengths. The extraction of the factor \( \gamma \) for a particular channel length and \( V_{SD} \) is done by taking a small change in the threshold voltage over a small change in \( V_{SB} \) at the particular \( V_{SB} \) of concern. The experimental \( \gamma \) values for various channel lengths were computed and plotted against \( V_{SB} \) to show a fairly linear
TABLE I

<table>
<thead>
<tr>
<th>Source-Body Voltage</th>
<th>Channel Length</th>
<th>Electrical Channel Length</th>
<th>Depletion Layer Thickness</th>
<th>Hole Injection</th>
<th>Threshold Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&gt; 0.6\mu m</td>
<td>↑</td>
<td>↓</td>
<td>↑</td>
<td>↓</td>
</tr>
<tr>
<td></td>
<td>&lt; 0.5\mu m</td>
<td>↑ ↑</td>
<td>↓</td>
<td>↑</td>
<td>↓</td>
</tr>
</tbody>
</table>

Fig. 4. The product $\gamma\sqrt{V_{SB}}$ against the channel length for various $V_{SB}$ bias.

The correlations between $V_{SB}$ and the electrical length, depletion layer thickness, and hole injection phenomenon.

Before leveling off at high $V_{SB}$. This is because the changes in the threshold voltage due to both the reduction of the depletion layer thickness under the gate and the channel length modulation at the source and drain regions become comparable. However, the former effect prevails for longer channel lengths.

\[ \Delta V_{TH} = \eta V_{SD} + \gamma V_{SB} \]  

As depicted from Figs. 3(b) and 4, for $L = 0.4\ \mu m$, $\Delta V_{TH}$ increases by about 0.01 V and 0.08 V as $V_{SB}$ changes from 0.3 V to 0.6 V and $V_{SD}$ increases from 1 V to 2 V, respectively. However, for $L = 0.7\ \mu m$, the same changes in $V_{SB}$ and $V_{SD}$ bring about an approximate 0.06 V and 0.02 V increase in $\Delta V_{TH}$, respectively. Further, and as illustrated in Fig. 6, while changing $V_{SD}$ from 1 V to 2 V causes the threshold voltage to drop by about 3% and 14% for the 0.7 \mu m and 0.4 \mu m devices, respectively, an increase of 0.6 V in the forward source-body bias can reduce the threshold voltage by 13%–16% and 5%–8% for the 0.7 \mu m and 0.4 \mu m devices, respectively. Using these values as indicators, we can deduce that the DIBL effect gets stronger as the channel length is scaled down, while the $V_{SB}$ effects dominate for longer channel lengths.
IV. DEVICE CURRENTS: EXTRACTION, CHARACTERIZATION, AND MODELING

The device currents were extracted using the HP4156 precision semiconductor parameter analyzer. The measurement was performed on a vibration-free table with the probing station enclosed in a light shield box. In the hybrid-mode operation, where \( V_{SB} \) is forward biased, the total drain current \( I_{SD} \) is found to consist of three current components, namely: 1) the principal MOS current \( I_{mos} \), 2) the parasitic lateral bipolar current \( I_{ipi} \), and 3) the space charge current \( I_{space} \).

While the space charge current is obtained by setting both the source-gate and source-body potentials to zero, and varying the source-drain voltage, the bipolar current is measured with the source-gate bias set to zero, sweeping the source-body potential from 0 to 0.6 V for various values of source-drain voltage, and subtracting away the corresponding space charge current. The MOS current is computed by subtracting both the space charge and the bipolar currents from the measured drain current at different source-gate, source-body, and source-drain voltages.

A. The MOS Current

The MOS current described here is derived based on the two-region piecewise carrier drift velocity model \[10\] and the engineering model for short-channel MOS devices \[11\]. However, these models do not consider the lowering of the barrier height at the source edge when the source-body is forward biased. To account for this effect, the factor \( 1 + \lambda V_{SB} \) was introduced. Therefore, the MOS current \( I_{mos} \) in the ohmic and saturation region is modified to \[11, 12\]

\[
I_{mos(\text{ohm})} = \frac{\mu_{p2ff} C_{ocw} W}{L_{eff}} \frac{1 + \lambda V_{SB}}{1 + \frac{V_{SB}}{V_{T,eff}}} \left( V_{SG} - V_{T,eff} - \frac{1}{2} V_{SD,eff} \right) V_{SD,eff} \tag{8a}
\]

\[
I_{mos(\text{sat})} = \frac{1 + \lambda V_{SB}}{1 + \frac{V_{SB}}{V_{T,eff}}} v_{sat} C_{ocw} W \left( V_{SG} - V_{T,eff} \right) \tag{8b}
\]

The parasitic source and drain resistances give a serious limitation to the current of drain engineered devices like the LDD. The classical way to account for this is by modeling the drain and source series resistances together with an intrinsic device \[13\] and using them to derive the MOS current. Another approach, adopted in this paper, is to modify the value of \( V_{SD} \) according to the physical and process parameters.

The experimental results show that \( \lambda = 0.5 \) gives the best fit for our MOS current model. Moreover, by setting \( V_{SB} \) to zero, (8a) and (8b) reduce to the conventional MOS currents given in the engineering model \[11\]. As depicted from (8a) and (8b), the MOS current is influenced explicitly through the factor \( \lambda \) and implicitly through the parameter \( \gamma \) of the threshold voltage. The factor \( (1 + \lambda V_{SB}) \) accounts for the increasing hole injection into the channel region due to the lowering of the source-body barrier height. The analytical and experimental plots of the MOS current in the triode and saturation regions, illustrated in Fig. 7, were found to be in close agreement. The figure shows the extent of the further increase in the MOS current if scaling the channel length is coupled with a forward source-body bias.

A unified MOS current equation has been derived separately to generate a smooth transition between the triode and saturation regions and adapt the model to the SPICE environment. This equation is shown in (9) where \( \alpha \) is a constant determining the width of the transition region between the linear and saturation regime. Although for small values of \( V_{SD,eff} \), (9) does not have the same form as that of (8a), a reasonably good fit is obtained through proper selection of the
factor $\alpha$. For large values of $V_{SD}^{eff}$, (9) reduces to (8b)

$$I_{mos} = \frac{1 + \lambda V_{SD}^{eff}}{1 + V_{SG} - V_T^{eff}} \frac{V_S - V_T^{eff}}{V_{SG} - V_T^{eff}} C_C W (V_S - V_T^{eff}) \times \left[ 1 - e^{-\alpha L_{eff}^{2} V_{SD}^{eff} W} \right].$$

(9)

### B. The Bipolar Current

In very short channel MOS devices (less than sub-half micrometer channel length), and especially under forward source-body bias condition, the lateral bipolar action should be included in modeling the total drain current. Moreover, as the base (channel length) shrinks to dimensions of the same order of magnitude as the mean free path between collisions, the analysis of carrier flow by diffusion becomes questionable [14], [15]. A modified transport equation is given by [14], [16]

$$J_p = \frac{q \mu_p E - q D_p \frac{d p}{d x}}{1 + \frac{D_p}{p_{ext}}},$$

(10)

In the channel, $J_n = 0$ and the electric field $E$ can be shown to be given by

$$E = -\frac{V_t}{n} \frac{d n}{d x}.$$

(11)

Since charge neutrality exists in the base region (n-well), and assuming the donor atoms to be fully ionized at room temperature, (11) can be rewritten as

$$E = -\frac{V_t}{N_{sub}} \frac{d p}{d x}.$$

(12)

Substituting (12) into (10) and integrating $dx$ and $dp$ from 0 to $L_e$ and $P_e$ to $P_c$, respectively, (10) becomes

$$J_p = q \mu_p V_t (P_e - P_c) \frac{P_e + P_c}{2N_{sub}} \ln \frac{P_e}{P_c} + 1 \frac{L_e}{L_{ext}} \ln \frac{P_e}{P_c}$$

(13)

where

$$L_e = L_{eff} - X_s - X_d$$

(13a)

$$X_s = \sqrt{\frac{2e \xi}{q N_{sub}} (V_{ja} - V_{jt})}$$

(13b)

$$X_d = \sqrt{\frac{2e \xi}{q N_{sub}} (V_{ja} - V_{jt})}$$

(13c)

$$V_{ja} = V_{SD}^{eff} - I_s R_{wxx} \left[e^{\frac{V_S}{V_t}} - 1 \right]$$

(13d)

$$V_{jt} = V_{SD}^{eff} - I_s R_{wxx} \left[e^{\frac{V_{T}^{eff}}{V_t}} - 1 \right].$$

(13e)

(13d) and (13e) are transcendental equations which are solved by using numerical analysis techniques. For low level injection, (13) reduces to

$$J_p = \frac{q \mu_p V_t (P_e - P_c)}{L_e - L_{ext} \ln \frac{P_e}{P_c}}$$

(14)

where

$$P_e = \frac{n_0^2}{N_{sub}} \frac{V_{SD}^{eff}}{e^{\frac{V_{SD}^{eff}}{V_t}}},$$

(14a)

For very short channel lengths ($L < 0.4 \mu m$), and especially at large $V_{SD}$ and $V_{SB}$, the two terms in the denominator of (14) become comparable in magnitude and a lower-bound for $P_c$ is found to be

$$P_c = P_e e^{-\frac{L_{SD}^{eff}}{V_T^{eff}}}.$$

(15)

Therefore, $P_c$ can be expressed as

$$P_c = P_e e^{-\frac{L_{SD}^{eff}}{V_T^{eff}}}, \quad \varsigma < 1.$$  

(16)

Substituting (16) into (14), the bipolar current can be shown to be

$$I_{bipolar} = \frac{q \mu_p V_t P_e A_{bipolar}}{L_e (1 - \varsigma)} \left[ 1 - e^{-\frac{L_{SD}^{eff}}{V_T^{eff}}} \right].$$

(17)

In determining the factor $\varsigma$, a family of curves $I_{bipolar}$ versus $V_{SD}$ were obtained experimentally for various source-body bias and for different channel lengths. The values of $\varsigma$ were first obtained by substituting for the parameters in (17) with their known values and then solving (17) iteratively. The results show that the factor $\varsigma$ can be expressed as

$$\varsigma = \frac{V_{SD}^{eff}}{V_{SD}^{eff} + 0.00016 e^{2L}}$$

(18)

where $L$ is in $\mu m$. The analytical and experimental plots of the bipolar current for a 0.4 $\mu m$ LDD pMOSFET with different $V_{SD}$ is shown in Fig. 8, where an excellent agreement is apparent. In Fig. 9, the effect of reducing the channel length on the MOS and bipolar currents is illustrated. Beside scaling the channel length, the other key device parameters such as the gate oxide thickness and the channel doping have been scaled according to [17]. The results show that for very short channel lengths, the contribution of the bipolar current to the total drain current becomes very significant.

In Fig. 10, the effect of $L_e$ on the ratio $P_e/P_c$ is shown. The results show that decreasing the channel length will cause the ratio $P_e/P_c$ to increase substantially. This can be explained by the fact that decreasing the channel length will reduce the mean free path between collisions. The lateral bipolar current gain, $\beta$, (defined as the ratio of the bipolar current to the substrate current) of scaled LDD pMOSFET’s for different
**C. The Space Charge Current**

It can be shown that in the very short channel length regimes and under high drain potential, even with no gate bias, carriers are swept from the source to the drain due to the high lateral electric field existing in the channel. This current, known as the space charge current [12], can be modeled as

\[
I_{space} = \frac{m_1 A_{space} \varepsilon_{Si} \mu_p V_{SD}^2}{L_e^3}, \quad \frac{\mu_p V_{SD}}{L_e} \leq v_{sat}, \quad (19a)
\]

\[
I_{space} = \frac{m_1 A_{space} \varepsilon_{Si} \mu_p V_{SD}^2}{L_e^3}, \quad \frac{\mu_p V_{SD}}{L_e} \geq v_{sat}, \quad (19b)
\]

where \(m_1\) is the space charge current model fitting factor. The analytical and experimental plots of the space charge current for a 0.4-\(\mu\)m device for different \(V_{SD}\) are shown in Fig. 8. This current exhibits a square-law characteristics at low \(V_{SD}\) and becomes linear at high \(V_{SD}\) bias due to velocity saturation of carriers.

**D. The Total Drain Current**

The total drain current of a MOS device working in a Bi-MOS hybrid-mode environment can be expressed analytically as follows

\[
I_{SD} = I_{MOS} + I_{bipolar} + I_{space}, \quad (20)
\]

To demonstrate the accuracy of the model, the total drain current was plotted for different channel lengths, two values of the source-body bias, and two values of the source-gate voltage. The agreement between the model predictions and the experimental results is evident from Fig. 12.
V. DEVICE PARAMETERS

A. The Device Transconductance

The equation governing the device transconductances of a MOSFET operating in a Bi-MOS hybrid-mode environment is defined as (see Appendix A)

\[
\Delta I_{SD} = g_{m1} \Delta V_{SG} + g_{m2} \Delta V_{SB}
\]  

(21)

where

\[
g_{m1} = \frac{\delta I_{SD}}{\delta V_{SG}} \quad \text{at constant } V_{SB} \text{ and } V_{SD}
\]

(21a)

\[
g_{m2} = \frac{\delta I_{SD}}{\delta V_{SB}} \quad \text{at constant } V_{SG} \text{ and } V_{SD}
\]

(21b)

\[
\frac{\delta I_{SD}}{\delta V_{SG}} = \frac{\delta I_{mos}}{\delta V_{SG}} + \frac{\delta I_{bipolar}}{\delta V_{SG}} + \frac{\delta I_{space}}{\delta V_{SG}}
\]

(21c)

\[
\frac{\delta I_{SD}}{\delta V_{SB}} = \frac{\delta I_{mos}}{\delta V_{SB}} + \frac{\delta I_{bipolar}}{\delta V_{SB}} + \frac{\delta I_{space}}{\delta V_{SB}}
\]

(21d)

The experimental and analytical plots of \( g_{m1} \) are illustrated in Fig. 13. The results show that reducing the channel length if accompanied by a large \( V_{SD} \) could result in a further increase in the device transconductance. For short-channel devices operating in the hybrid-mode, and especially at high \( V_{SD} \), the effect of \( g_{m2} \) on the change in the drain current cannot be neglected. As illustrated in Fig. 14 for \( L = 0.4 \mu m \), \( g_{m2} \) could be 15% of \( g_{m1} \) when biased at \( V_{SD} = 2 \) V and \( V_{SG} = 1.5 \) V.

B. The Output Conductance

The output conductance is defined as (see Appendix B)

\[
g_{ox} = \frac{\delta I_{ox}}{\delta V_{ox}} \quad \text{at constant } V_{SG} \text{ and } V_{SB}
\]

\[
= \frac{\delta I_{mos}}{\delta V_{SV}} + \frac{\delta I_{bipolar}}{\delta V_{SV}} + \frac{\delta I_{space}}{\delta V_{SV}}
\]

(22)

The effects of the device potentials and scaling the channel length on the output conductance both experimentally and analytically are shown in Figs. 15 and 16. As evident from these figures, \( g_{ox} \) increases, in general, with \( V_{SG} \). While the output conductance increases substantially with \( V_{SB} \) in the triode region, it remains fairly constant in the saturation region. However, it was found that for \( V_{SB} \) between 2.5 V and 3 V, there is a slight increase in the output conductance (about 1%–15%). This is attributed to the hot-carrier substrate current. For shorter channel length, the lateral electric field is able to sweep more carriers from the source to the drain across the channel. This, if coupled with a deeper inversion region when \( V_{SG} \) is increased will cause even more carriers to be swept from the source to the drain regions. It was also observed in Fig. 16 that increasing \( V_{SB} \) enhances the values of \( g_{ox} \) especially for shorter channel lengths (\( L < 0.5 \mu m \)) and lower \( V_{SD} \) values.

VI. CONCLUSION

The performance of CMOS-compatible lateral p-n-p BJT in a pMOS structure as a result of scaling, forward \( V_{SB} \), and the combined effect of both has been studied. Both the experimental and analytical results show that while the drain-induced-barrier-lowering effect prevails in shorter channel lengths, the \( V_{SB} \) effects dominate in longer channel lengths.
Fig. 16. The effects of $V_{SD}$, $V_{SB}$, and the channel length on $g_{m}$. Although scaling increases the short-channel effects, increasing $V_{SB}$ has the opposite effect. The space charge and bipolar currents have been found to increase with scaling the channel length and increasing the source-drain potential. It has been predicted that in the Bi-MOS hybrid-mode environment, if the channel length is reduced below $0.2 \mu m$, the bipolar and MOS currents become comparable. This mode of operation has been shown to add a second transconductance, the value of which increases with the device potentials and scaling the channel length. Further, the output conductance increases substantially, with $V_{SB}$, in the triode region, but remains relatively constant in the saturation region.

**APPENDIX A**

**THE DEVICE TRANSCONDUCTANCE**

\[
\frac{\delta I_{m}(tri)}{\delta V_{SG}} = \frac{I_{m}(tri)}{V_{SG} - V_{T_{eff}} - \frac{1}{2} V_{SD_{eff}}} \tag{A1}
\]

\[
\frac{\delta I_{m}(sat)}{\delta V_{SG}} = \frac{I_{m}(sat)}{V_{SG} - V_{T_{eff}} + 2E_{C}L_{d}} \tag{A2}
\]

\[
\frac{\delta I_{space}}{\delta V_{SG}} = 0 \tag{A3}
\]

\[
\frac{\delta I_{m}(tri)}{\delta V_{SB}} = \frac{I_{m}(tri)}{1 + \frac{\lambda}{L_{c}} \frac{X_{S}^{*} + X_{D}^{*}}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \left( \frac{P_{c} - P_{c}}{qD_{p}N_{n_{sub}}X_{S}^{*}X_{D}^{*}} \right) + \frac{1}{n_{f}V_{T}} - \frac{\varepsilon_{S}(X_{S}^{*} + X_{D}^{*})}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \right) \tag{A7}
\]

\[
X_{S}^{*} = X_{S} \left[ 1 + \frac{E_{C}L_{eff}}{V_{T_{eff}}} \right] \tag{A7a}
\]

\[
X_{D}^{*} = X_{D} \left[ 1 + \frac{E_{C}L_{eff}}{V_{T_{eff}}} \right] \tag{A7b}
\]

\[
\frac{\delta I_{space}}{\delta V_{SB}} = \frac{I_{space}}{1 + \frac{\lambda}{L_{c}} \frac{2\varepsilon_{S}(X_{S}^{*} + X_{D}^{*})}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \right) \tag{A8a}
\]

\[
\frac{\delta I_{space}}{\delta V_{SB}} = \frac{I_{space}}{1 + \frac{\lambda}{L_{c}} \frac{2\varepsilon_{S}(X_{S}^{*} + X_{D}^{*})}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \right) \tag{A8b}
\]

**APPENDIX B**

**THE OUTPUT CONDUCTANCE**

\[
\frac{\delta I_{m}(tri)}{\delta V_{SD}} = \frac{I_{m}(tri)}{1 + \frac{\lambda}{L_{c}} \frac{1}{V_{SG} - V_{T_{eff}} - \frac{1}{2} V_{SD_{eff}}} \frac{1}{V_{SD_{eff}}}} \tag{A1}
\]

\[
\frac{\delta I_{m}(sat)}{\delta V_{SD}} = \frac{I_{m}(sat)}{V_{SG} - V_{T_{eff}} + 2E_{C}L_{d}} \tag{A2}
\]

\[
\frac{\delta I_{space}}{\delta V_{SD}} = 0 \tag{A3}
\]

\[
\frac{\delta I_{space}}{\delta V_{SD}} = \frac{I_{space}}{1 + \frac{\lambda}{L_{c}} \frac{2\varepsilon_{S}(X_{S}^{*} + X_{D}^{*})}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \right) \tag{A8a}
\]

\[
\frac{\delta I_{space}}{\delta V_{SD}} = \frac{I_{space}}{1 + \frac{\lambda}{L_{c}} \frac{2\varepsilon_{S}(X_{S}^{*} + X_{D}^{*})}{qN_{n_{sub}}L_{c}X_{S}^{*}X_{D}^{*}} \right) \tag{A8b}
\]

**ACKNOWLEDGMENT**

The authors would like to acknowledge Chartered Semiconductor Manufacturing of Singapore for supplying the test wafer. The thorough reviewing and constructive comments made by the reviewers are particularly acknowledged.
REFERENCES


Samir S. Rofail (S’74–M’78–SM’86) received the B.Sc. degree in electrical engineering from Cairo University, Cairo, Egypt, and the B.Sc. degree in mathematics from Ain Shams University, Cairo, in 1971 and 1973, respectively. He received the M.A.Sc. and the Ph.D. degrees, both in electrical engineering, from the University of Waterloo, Waterloo, Ont., Canada, in 1975 and 1978, respectively. He has been involved in teaching, research, and consultancy in the areas of the semiconductor devices and integrated circuits for the last eighteen years. He worked for Cairo University from 1971 to 1973, and for the University of Waterloo as a Research and Teaching Assistant from 1973 to 1978. He held faculty positions in the U.S., Saudi Arabia, and Canada. From 1990 to 1992, he was with the VLSI group of the University of Waterloo. He has been with Nanyang Technological University since 1992, where he is currently the Coordinator of the IC-design group. His research interests include the modeling of deep submicrometer MOSFET’s, the IC-design of CMOS/BiCMOS circuits for low-voltage, low-power applications, and multiple-valued logic current mode circuits. He is a Technical Reviewer for several international journals and has published more than 25 journal papers, several of which are on IC-design for low-power environment.

Yeo Kiat Seng received the B.Eng. (Hon.) and Ph.D. degrees in electrical engineering from Nanyang Technological University, Singapore, in 1993 and 1996, respectively. He joined Nanyang Technological University in 1993 as a Research and Teaching Assistant. In 1996, he was with the University as a Lecturer in the Division of Circuits and Systems. He has been extensively involved in the modeling and fabrication of small MOS/Bipolar integrated technologies for the last three years. His research interests also include the design of new circuits and systems (based on scaled technologies) for low-voltage low-power applications, IC-design of CMOS/BiCMOS multiple-valued logic circuit, domino logic, and memories. He has published more than 10 international journal papers.