

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

Title	A micropower-compatible time-multiplexed SC speech spectrum analyzer design(Published version)
Author(s)	Chang, Joseph Sylvester; Tong, Yit Chow
Citation	Chang, J. S., & Tong, Y. C. (1993). A micropower-compatible time-multiplexed SC speech spectrum analyzer design. IEEE Journal of Solid-State Circuits, 28(1), 40-48.
Date	1993
URL	http://hdl.handle.net/10220/4711
Rights	© 1993 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

A Micropower-Compatible Time-Multiplexed SC Speech Spectrum Analyzer Design

Joseph S. Chang and Y. C. Tong

Abstract— A micropower-compatible time-multiplexed SC speech spectrum analyzer embodying several new design methodologies is described. In the bandpass filter (BPF) section, the dc offset differences between channels are reduced by a careful biquadratic filter design, and a capacitor sharing technique is employed to reduce chip area. A new time-multiplexed full-wave rectifier (FWR) is also proposed. Expressions for the errors that limit the accuracy of the running spectrum due to nonidealities are formulated. An experimental four-channel spectrum analyzer has been fabricated and measurements from prototypes showed that the proposed design methodologies are satisfactory in achieving the design specifications.

I. INTRODUCTION

SPEECH spectrum analyzers are used as front-end processors in a vast number of speech applications including auditory prostheses and sensory aids for the hearing impaired [1], automatic speech recognition [2]–[6], vocoders [6], and the like to perform short-time spectrum analysis. In battery-operated biomedical speech processing applications [1] where chip area and power dissipation are critical design requirements, a micropower analog switched-capacitor (SC) implementation is attractive.

This paper describes a time-multiplexed SC speech spectrum analyzer design based on the classical filter bank approach [1]–[6] comprising three functional blocks as depicted in Fig. 1: bandpass filter (BPF), full-wave rectifier (FWR), and low-pass filter (LPF) sections. Tables I and II summarize the specifications of a spectrum analyzer [1], which include frequency (passband bandwidth of BPF's) and temporal resolutions (weighting functions or impulse responses of the BPF's and LPF's) [1], [6, p. 142]. The accuracy of the running spectrum output of the spectrum analyzer is limited by its nonidealities, in particular, the dc offset of these blocks and FWR threshold voltage. The FWR threshold voltage is the input signal level (relative to analog ground) at which the FWR inverts the signal to perform full-wave rectification, and is ideally zero. These nonidealities are important considera-

Manuscript received April 10, 1990; revised August 21, 1992. This work was supported by The Australian National Health and Medical Research Council, The Human Communication Research Centre (University of Melbourne), The Deafness Foundation, and The National Institutes of Health (USA) under Contract 1-NS-5-2388: "Speech Processor for the Auditory Prostheses." Part of this paper was presented at the 1989 VLSI Symposium on Circuits, Kyoto, Japan.

The authors were with the Department of Otolaryngology, Human Communication Research Centre, University of Melbourne, East Melbourne, Vic. 3002, Australia. They are now with the Nanyang Technological University, Singapore 2263.

IEEE Log Number 9204543.




Fig. 1. Block diagram of a filter bank spectrum analyzer.

tions as they would inadvertently be measured as energy in the band-limited signal. In this paper, expressions describing these errors are derived that provide insight into where these nonidealities are least tolerated. Acceptable upper limits on these nonidealities for a practical system can therefore be determined.

The time-multiplexed SC spectrum analyzer described in this paper embodies several novel design methodologies with the objective of attaining small chip area and low power dissipation. DC offset differences between different time-multiplexed BPF's (see Section II) are reduced by a careful biquadratic filter (biquad) design. A capacitor (cap) sharing technique is proposed that achieves substantial chip area savings and a new SC FWR is presented. In addition, the complete spectrum analyzer is micropower compatible, i.e., all its subcircuits are strictly comprised of uncoupled and coupled-in-cascade amplifier structures [10].

This paper is arranged in the following manner. Sections II, III, and IV describe the time-multiplexed BPF, FWR, and LPF sections, respectively. Section V discusses other considerations pertinent to the application of time-multiplexing. Measurements on the prototypes of a four-channel speech spectrum analyzer fabricated using a CMOS process are described in Section VI.

II. TIME-MULTIPLEXED BANDPASS FILTER DESIGN

The transitional Butterworth and Bessel filter approximations [11] and the generic BP01 transformation [12] are used in the BPF synthesis. Two problems in the BPF section realization, namely the difference dc offsets and required chip area, are now addressed. Consider first the dc offsets problem. DC offsets arise in SC circuits due to op-amp input-referred

TABLE I
SPEECH SPECTRUM ANALYZER SPECIFICATIONS
FOR A BIOMEDICAL APPLICATION[1]

Parameter	BPF Section	FWR Section	LPF Section
No. Channels	24	24	24
Function	4th Order Filter	Full-Wave Rectification	3rd Order Filter
Spacing	Passbands spaced in Bark Scale (1), Table 1)	-	Uniform 35 Hz Cut Off
Adjacent Filter Passband Overlap	-3 dB	-	-
Analysis Range	200 Hz - 4 kHz	-	-
Temporal Resolution	< 20 ms	-	< 20 ms
Dynamic Range	> 60 dB	> 60 dB	> 60 dB
Relative Spectrum Error ⁺	< 1 %	< 1 %	< 1 %
Crosstalk	< -40 dB	-	-
Clocking Frequency (per Channel)	10.42 kHz	10.42 kHz	Multirate 10.42 kHz and 1.3 kHz

Total Power Dissipation < 10 mW with ±2.5V voltage supply

+ due to DC offset differences in the BPF, FWR and LPF sections, and threshold voltage differences in the FWR section (see text for further explanation)

TABLE II
BPF SECTION SPECIFICATIONS

BPF	Centre Frequency	-3 dB Passband	Comments
1	250	100	
2	350	100	
3	450	100	
.	.	.	.
11	1150	100	
12	1365	130	
13	1502	143	
.	.	.	.
22	3541	337	
23	3894	370	
24	1365	130	zero input filter

offset, clock feedthrough, charge pumping, etc. [13]. The dc offsets can be categorized into "common" and "difference" offsets. The common offset resulting in "common error" is the same for all time-multiplexed BPF's, for example, the input-referred dc offset of the time-multiplexed op amps, and can be obtained from the output of a zero-input BPF [2], [3]. This offset is usually of little consequence, as it is the same for all filter channels and is easily accounted for. The difference offsets, on the other hand, are the dc offset differences between different time-multiplexed BPF's resulting in unequal "difference errors" at the output of the spectrum analyzer, and are therefore difficult to account for.

One obvious method to reduce the difference offsets between BPF channels involves cascading high-pass filters to the preceding BPF's [2]. This method, however, is not only

uneconomical in hardware terms but also undesirable because the high-pass filters may introduce further unequal dc offsets. Another reported technique [3] involves the use of resistor strings to provide voltage division so that cap ratios of all BPF's are identical resulting in identical dc transfer functions. Resistor strings are, however, undesirable in a monolithic realization because they require large chip area (polysilicon resistors are used for precision), dissipate considerable power, and result in prohibitively long time constants which in turn limit high-speed operation. Resistor strings are therefore unacceptable in a micropower realization, in particular in a time-multiplexed application where high speed is imperative.

The solution proposed here is to design the biquads such that dc transfer functions from the input of each biquad op amp to the output of the biquad are *independent* of cap ratios. Hence, for a fixed input offset voltage, the dc offset at the output of the time-multiplexed biquad is theoretically uniform for all channels, resulting in common offsets only. To put it differently, the objective here is to match the dc transfer functions of the time-multiplexed biquad for all channels so that the same input offsets result in common output offsets. Fig. 2(a) and (b) depicts such a biquad and its signal-flow-graph, respectively. The transfer function of the biquad is

$$\frac{V_{out}(z)}{V_{in}(z)} = \frac{Jz^{-1}(1 - z^{-1})}{(1 + F) + z^{-1}(AU - F - 2) + z^{-2}} \quad (1a)$$

The offset voltage sources at the input node, V_{off0} , and output terminals of the two op amps of the biquad, V_{off1} and V_{off2} , are also shown. Fig. 2(c) depicts the feedforward paths from these sources to the biquad output. The feedforward path for V_{off0} is the same as that for the input signal and $V_{out}(z)/V_{off0}(z)$ is as expressed in (1a). Using Fig. 2(c), it can be shown that

$$\frac{V_{out}(z)}{V_{off1}(z)} = \frac{A(1 - z^{-1})}{(1 + F) + z^{-1}(AU - F - 2) + z^{-2}} \quad (1b)$$

$$\frac{V_{out}(z)}{V_{off2}(z)} = \frac{-AU - F(1 - z^{-1})}{(1 + F) + z^{-1}(AU - F - 2) + z^{-2}} \quad (1c)$$

At dc

$$\left. \frac{V_{out}(z)}{V_{off0}(z)} \right|_{z=1} = \left. \frac{V_{out}(z)}{V_{off1}(z)} \right|_{z=1} = 0 \quad (2a)$$

$$\left. \frac{V_{out}(z)}{V_{off2}(z)} \right|_{z=1} = -1. \quad (2b)$$

From (2a) and (2b) it can be seen that these dc transfer functions are independent of capacitor ratios. The simple solution proposed here for time-multiplexed circuits is significant because the resultant BPF section design is not only micropower compatible but also hardware efficient, and no additional hardware is required to reduce the difference offsets. However, some difference dc offsets between the time-multiplexed BPF's are still likely due to other factors described earlier, but they are expected to be in the millivolts range rather




Fig. 2. (a) BPF biquad and dc offset sources at three nodes (all switches are CMOS). (b) Signal-flow graph and transfer functions. (c) Feedthrough paths from dc offset sources to the output of the biquad. (d) Effect of BPF dc offset to percentage error for peak input voltages, $\sqrt{2}V_1$, of 0.5, 1, and 1.5 V.

than 10's or 100's of millivolts (see Section VI for values measured from prototype devices). In addition, if the dc offsets of the BPF's are predominantly due to the input-referred op-amp offsets (typically 10–30 mV), the time-multiplexing approach is, in this respect, advantageous over conventional unmultiplexed methods since the same op amps are used for all channels.

At this juncture, it is of interest to derive expressions to quantify the error due to the residual difference dc offsets. This error is quantified for signals after full-wave rectification because the running spectrum output of the spectrum analyzer is the slow-varying average output of the individual BPF's obtained after rectification and low-pass filtering. The error is

$$\text{Error} = \frac{|\text{Average (offset sinusoid)} - \text{Average (zero offset sinusoid)}|}{\text{Average (zero offset sinusoid)}} \times 100\% \quad (3)$$

where offset sinusoid refers to the full-wave rectified output of a BPF with dc offset, and zero offset sinusoid refers to the full-wave rectified output of a BPF without offset. The average of the waveforms in (3) is derived as follows:

Area under sinusoid waveform

(fully rectified with offset over 2π radians)

$$\begin{aligned} &= \left(\int_0^\pi \sqrt{2}V_1 \sin \theta d\theta \right) + \left(\int_0^\pi \sqrt{2}V_1 \sin \theta d\theta \right. \\ &\quad \left. - 2 \int_0^\varphi \sqrt{2}V_1 \sin \theta d\theta - V_{off}\pi + 2V_{off}\varphi \right) \\ &\quad + 2 \left(V_{off}\varphi - \int_0^\varphi \sqrt{2}V_1 \sin \theta d\theta \right) + (V_{off}\pi) \quad (4) \end{aligned}$$

where $\sqrt{2}V_1$ is the peak value of the sinusoid, $\sqrt{2}V_1 \sin \theta$ is the sinusoid waveform without offset, V_{off} is the dc offset, and $\varphi = \sin^{-1}(V_{off}/\sqrt{2}V_1)$. From (4), the average value of a fully rectified waveform with dc offset, V_{off} , is

$$\text{Average} = \frac{2}{\pi} \left\{ V_{off} \sin^{-1} \frac{V_{off}}{\sqrt{2}V_1} + \sqrt{2}V_1 \sqrt{1 - \left(\frac{V_{off}}{\sqrt{2}V_1} \right)^2} \right\} \quad (5)$$

Expressions (4) and (5) may be used for a sinusoid without offset by setting V_{off} to zero. Using (3) and (5), the theoretical percentage error at the output of a spectrum channel, assuming

ideal rectification, was computed as a function of dc offset of the BPF and is plotted in Fig. 2(d) for different levels of input sinusoidal peak voltages, $\sqrt{2}V_1 = 0.5, 1, \text{ and } 1.5$ V. It can be seen that the percentage error is smaller for larger values of $\sqrt{2}V_1$. It is further noted that the effect of dc offset on error is small, for example, a 50-mV dc offset would only result in an error of 0.13% for $\sqrt{2}V_1$ of 1 V. This desirable effect is because an increased average value of the first half of the sinusoid with dc offset is accompanied by a corresponding reduced average value of the second half of the sinusoid, a direct consequence of full-wave rectification. In Section VI, these errors will be evaluated on the basis of measured dc offsets from prototype integrated circuits.

Consider now the large chip area requirement for the BPF section. A time-multiplexed approach is adopted as it is an area-efficient method of realizing filter banks [1], [3]–[5], [14], [15] (especially if the number of clock signals are small). Fig. 3(a) depicts the time-multiplexed BPF biquad previously shown in Fig. 2(a). The multiplexing sequence is defined according to the clock signals given in Fig. 3(b) where one fourth-order filter (two biquads in cascade) of the BPF section is serviced during a local clock period. It can be seen that by appropriate switch phasings and local clock definitions, caps *A*, *F*, *J*, and *U* do not carry any charge information from one local clock period to the next. As the value of *J* remains invariant (Table IIIa), it is conveniently shared among all BPF's.

Despite time-multiplexing, the required chip area for the BPF section is still large because the BPF channels have disparate passband specifications leading to a large capacitance spread. Furthermore, if a modular layout with equal allocated areas for each channel is preferred, the area allocated to each channel would need to be set to the area of the channel with the largest capacitance. Thus, if the capacitance area for this channel is reduced, substantial area savings can be accomplished. This is achieved by sharing the *A* array caps in two ways. First, it can be seen from Table IIIa that all *A* caps are larger than two units. A common 1 unit cap *A0* can therefore be shared by all channels as shown in Table IIIb and Fig. 3(c). In this manner, an *A* cap is made up by connecting *A0* in parallel to a residual *A_x* cap, i.e., $A = A_0 + A_x$ (*x* being the BPF channel in question). Second, filter channels with large *A* values (channels 9–24) can share a further common cap *AA* of 11 unit caps, also depicted in Table IIIb and Fig. 3(c). In these cases, the *A* cap is realized by a parallel combination of $A_0 + AA + A_x$; for example, in channel 9, this corresponds to $A = 1 + 11 + 1.34$ unit caps, respectively. An additional clock signal *Pd9–Pd24*, a signal that goes high at the commencement of local clock period *Pd9* and low at the end of *Pd24*, is used to connect *AA* into the circuit during the appropriate times, or alternatively, a bank of switches may be used. As a result of the cap sharing, the area allocated for the channel with the largest capacitance is eight unit caps less, yielding a total area savings of approximately 15% (taking into account area for clock bus, interconnections, op amps, and caps).

The proposed cap sharing is also advantageously applied




Fig. 3. (a) Time-multiplexed BPF biquadratic filter. (b) Clock signals. (c) Capacitor array *A* employing the capacitor sharing technique. (d) Capacitor array *U* employing the capacitor sharing technique.

TABLE IIIa
CAP VALUES FOR ONE BPF BIQUAD

UNIT cap in subgroup (A, J, F, B) = 0.4pF ; subgroup (D, U) = 1.2 pF						
BPF	A	B	D	F	J	U
1	2.92	21.07	7.62	1.00	1.00	1.00
9	13.34	19.17	1.60	1.04	shared	1.00
20	16.46	9.97	1.00	1.38	shared	1.55

TABLE IIIb
CAP VALUES FOR ONE BPF BIQUAD EMPLOYING CAP SHARING TECHNIQUE

Common Capacitor *A0* = 1 unit, Common Capacitor *AA* = 11 units
Common Capacitor *U0* = 1 unit, Common Capacitor *UU* = 1 unit
UNIT cap in subgroup (A, J, F, B) = 0.4pF ; subgroup (D, U) = 1.2 pF

BPF	A	B	D	F	J	U
1	1.92	21.07	7.62	1.00	1.00	1.00
9	1.34	19.17	3.19	1.04	shared	2.00
20	4.46	9.97	1.29	1.38	shared	shared

to cap array *U*. Consider the application of a cap array comprising *U0* and *UU* in Fig. 3(d) in place of the 24-cap array in Fig. 3(a). For channels 1–8, a common 1 unit cap *U0* is

shared. In subsequent channels 9–24, a further common 1 unit cap UU is connected in parallel to $U0$; the D caps are adjusted accordingly to preserve the same D/U cap ratios (Table IIIb). As in the previous case, the same clock signal $Pd9$ – $Pd24$ or a bank of switches is used to connect UU into the circuit during the appropriate times. By noting that the smallest integrating cap is at least 1 pF for clock feedthrough and power supply coupling noise considerations, the resulting area saving is of the order of 5%. With reference to Table IIIa and IIIb, it can be seen that as a result of cap sharing, the smallest integrating D cap is slightly increased (from 1.0 to 1.2); this improves the worst-case noise performance of the time-multiplexed biquad. In summary, the cap sharing methodology proposed in this paper achieved a total area savings of approximately 20%.

III. FULL-WAVE RECTIFIER (FWR)

The proposed parasitic insensitive biphasic SC FWR is presented in Fig. 4(a). During the even phase, op amp 1 becomes a voltage follower where its input-referred dc offset is sampled by $C1$ and $C2$, and the dc offset of the comparator (op amp 2) is sampled by $C3$. The op amps are autozeroed [16] during this phase. In the following odd phase, op amp 1 acts as a delay-free unity gain ($C1 = C2$) inverting amplifier. The comparator, on the other hand, compares the output of this inverting amplifier with the input signal and determines if the input signal is positive or negative relative to analog ground. If the input is positive, the output of the FWR is simply the input signal shown as “path +” in Fig. 4(a). On the other hand, if the input signal is negative, the output of the FWR is the output of the inverting amplifier depicted as “path–.” The circuit thus performs the full-wave rectification function: $V_{out}(nT) = V_{in}(nT) \cdot \text{sign}[V_{in}(nT)]$.

As a result of autozeroing during the even phase, all caps do not retain any charge information pertaining to the input signal of the FWR. The FWR can therefore be time-multiplexed where *all* its circuit elements are shared by all channels, hence achieving substantial chip area savings. Note that by appropriate switch phasings, the time-multiplexed FWR uses the biphasic clock signals only, resulting in a simple compact interconnection layout. It is further evident from Fig. 4(a) that the FWR is jitter-free as its output is available during the same instant the input is sampled, making a sample-and-hold input unnecessary. The comparator of the FWR is designed to sense the differential input signal, that is, the difference between the input signal and its inverted equivalent obtained from the unity-gain inverting amplifier. In this manner, the required threshold voltage of the FWR at which the input signal is inverted is reduced, and is therefore better than those described in [7]–[9]. However, the threshold is not expected to be zero (ideally zero) due to the charge injection of the switch across the input and inverting input terminals of the comparator. Power dissipation is slightly reduced in this design by sampling the comparator output during the odd phase only.

As a matter of interest, further power savings may be obtained by compromising the FWR threshold voltage. By grounding the bottom plate (drawn as top plate in Fig. 4(a)) of $C3$, the difference voltage for the comparator to sense is





Fig. 4. (a) Time-multiplexed FWR. (b) Effect of FWR dc offset (fixed threshold voltage of 2 mV) to percentage error for peak input voltages, $\sqrt{2}V_2$, of 0.5, 1, and 1.5 V.

effectively halved. However, the output of the comparator during the odd phase can now be used to power down the biasing current of the inverting amplifier when the input to the FWR is above analog ground. In this manner, power dissipation is reduced since the inverting amplifier is only active when it is required to invert the input signal. This technique has, however, not been used in this design. It is worthwhile noting that the dc offset compensation feature of the FWR is still retained with this modification.

The nonidealities of the FWR that affect the accuracy of the running spectrum are the dc offset, V_{off} , and threshold voltage, V_s . Using the error definition in (3), the average value of a sinusoid taking V_{off} and V_s into account is given in (6).

$$\text{Average} = \frac{1}{2\pi} \left\{ 2(V_{off} - V_s) \sin^{-1} \frac{V_s}{\sqrt{2}V_2} + 4\sqrt{2}V_2 + V_{off}\pi \right\} \quad (6)$$

where $\sqrt{2}V_2$ is the peak sinusoid voltage. The percentage error of the FWR against V_{off} for a fixed V_s of 2 mV (a typical value for prototype devices described in Section VI) for input sinusoid peak voltages $\sqrt{2}V_2$, of 0.5, 1, and 1.5 V is shown in Fig. 4(b). As in the BPF section, the effect of the nonidealities to error is small due to full-wave rectification. The computed errors using (3) and (6) correspond to common errors as they are the same for all spectrum channels (served by the same time-multiplexed FWR).




Fig. 5. Time-multiplexed third-order LPF.





Fig. 6. Schematic of op amp and bias circuit.



Parasitic Capacitance	Switch Timing	Input Offset Voltage
C_{E2}	E_1 closes before E_2 E_2 closes before E_1	$V_E \cdot C_{E2} / (C_{E2} + C)$ $V_E \cdot C_{E2} / C$
C_{E1}	E_1 opens before E_2 E_2 opens before E_1	$-V_E \cdot C_{E1} / (C_{E1} + C_{E1})$ 0

Note: V_E is clock switching voltage; C_{E1} and C_{E2} are parasitics associated with switches E_1 and E_2 respectively

Fig. 7. Clock feedthrough and clock phasing using modified switchings.

IV. TIME-MULTIPLEXED LOW-PASS-FILTER SECTION DESIGN

The LPF synthesis utilizes the Bessel filter approximation and the LP01 [12] transformation. The LPF is sampled at the same rate as the preceding FWR for aliasing considerations, resulting in a high sampling rate to cutoff frequency ratio (approximately 300). As this high ratio yields a large cap spread, a multirate sampling technique is adopted, as depicted in Fig. 5, for the third-order LPF. The first-order LPF clocked at 10.42 kHz (per channel) shown on the left serves as an antialiasing filter to the following biquad which is down sampled by a factor of 8 (1.3 kHz per channel). All nonintegrating caps in Fig. 5 are designed so that they do not carry charge information from one local clock period to the next, and as these caps are identically valued for all spectrum channels, they are shared.

The dc offset differences between the time-multiplexed LPF's are not theoretically a problem as all LPF's (Table I) have identically valued caps. Thus, in view of errors due to dc offset differences, a time-multiplexed approach is advantageous over an unmultiplexed realization since the same time-multiplexed op amps are used. In a practical implementation, however, some small dc offset variations between LPF's are expected due to variations in LPF capacitances across spectrum channels as a result of manufacturing process, nonidentical clock signals for switches, etc. The percentage error using (3) can be computed simply by dividing the dc offset voltage by the average value of the output of the LPF. In other words, the error due to dc offset is inversely proportional to the average voltage level.






Fig. 8. Microphotograph of a prototype four-channel SC speech spectrum analyzer.

V. DESIGN OF OP AMP AND CLOCKING


The amplifier employed shown in Fig. 6 is based on a one-stage architecture with a differential input and single output [17] and is known as an OTACAS. The symmetry of this




(a)



(b)



(c)



(d)

Fig. 9. (a) Theoretical and measured frequency responses of the BPF section. (b) PSRR variation plotted against positive rail, V_{DD} , and negative rail, V_{SS} (channel 12). (c) Bottom trace shows sawtooth input (270 Hz); middle trace depicts time-multiplexed output of three active and one zero-input channels; and top trace is the demultiplexed output of channel 1. (d) As (c) but depicting step responses.

op amp has, however, been improved in this design by the addition of a cascode transistor (denoted as M in Fig. 6) at one of the current mirror branches. The enhanced symmetry improves the offset performance and makes the op amp less sensitive to positive supply variations [18]. This amplifier is synchronously dynamic biased [17] where the current is swept from a high initial value (large bandwidth and high slew) down to a low value (maximum voltage gain and low power) during each biphasic clock phase. The biasing circuit is shown in Fig. 6.

In a time-multiplexed application where integrating caps are periodically connected and disconnected, there exists an open-loop condition experienced by the op amps. During this nonoverlap period when all clock signals are low, the op amps may undesirably drift to the supply rails. Several techniques to overcome this problem have been reported, requiring critical clocking circuitry or additional hardware. In the present design, the use of synchronous dynamic biasing is advantageous because the op-amp bias currents are effectively turned off during these nonoverlap intervals, resulting in insufficient slew for the op amps to drift to the supply rails.

A clocking scheme has been described in [20] to reduce

clock feedthrough, and hence dc offset. This scheme can be extended to include the integrating capacitor switches clocked by local clock periods in a time-multiplexed application as shown in Fig. 7. Of particular interest from Fig. 7, it can be seen that theoretically no feedthrough occurs when the switch at the inverting input node opens before the switch at the output of the op amp at the end of a local clock period. This scheme is, however, not considered in the present design as it would significantly increase the complexity of the clock generators and the corresponding interconnections.

VI. EXPERIMENTAL RESULTS

An experimental four-channel (three active channels: channels 1, 12, and 23 in Table I, and one zero-input channel) speech spectrum analyzer was fabricated using a $5\text{-}\mu\text{m}$ double-poly CMOS process. The integrated circuit layout was very regular as shown in Fig. 8 where the area allocated for each channel was equal. The active analog area was approximately $1.1 \times 2.8 \text{ mm}^2$.

Fig. 9(a) depicts the close agreement between the theoretical (using SWITCAP [21]) and measured frequency responses of the BPF section. The largest dc offset difference between the

TABLE IV
SUMMARY OF MEASURED BPF CHARACTERISTICS
Temperature = 25°C, frequency response = channel 12,
clocking frequency per channel = 10.42 kHz, filtering =
four poles, supply = ± 2.5 V, clocking = ± 2.5 V

Parameter	Condition	Value
Difference DC Offset	1V peak input	8 mV
Difference Error	1V peak input	0.003 %
Integrated Noise	20 Hz - 5 kHz	239 μ V _{rms}
Signal Swing	1 % THD	3 V _{p-p}
Dynamic Range		73 dB
PSRR	1 kHz, V _{DD}	-27 dB
	1 kHz, V _{SS}	-20 dB
Crosstalk	see text	-43 dB
Current Drain		496 μ A
BPF section (4 channels : 16 poles)		
Chip Area		1.8 mm ²
BPF section (4 channels : 16 poles)		

BPF's in a given chip was typically 8 mV (for five chips) corresponding to 0.003% difference error (Fig. 2(d)) of the spectrum level measurement for a 1-V peak input signal. These measurements therefore show that by careful biquad design, the error due to difference dc offsets between time-multiplexed BPF's is negligible. The zero-input BPF typically observed 15 mV (0.01% common error for 1-V peak input). The current drain of the BPF section was 496 μ A for a ± 2.5 -V supply. The total integrated noise from 20 Hz to 5 kHz was 239 μ V_{rms} and the signal swing at 1% total harmonic distortion (THD) was 3 V_{p-p} (peak-to-peak) or 1.06 V_{rms}, resulting in a dynamic range of 73 dB. The performance of the BPF (channel 12) is summarized in Table IV. When a ± 1.5 -V power supply and ± 2.5 -V clocking signals were used, the current drain and dynamic range were 275 μ A and 64 dB, respectively. When filters with far apart passbands were addressed successively, the crosstalk was -43 dB, meeting design specifications (< -40 dB). The variation of PSRR (V_{DD} and V_{SS}) with frequency is depicted in Fig. 9(b). Fig. 9(c) and (d) shows the responses of the BPF's to sawtooth and step inputs, satisfying the specifications in Table I.

The theoretical and measured transfer functions of the FWR are depicted in Fig. 10. The threshold voltage V_s was typically 2 mV while the dc offset V_{off} of the unity-gain inverting amplifier was typically 4 mV for all spectrum channels. The combined V_s and V_{off} represents a small common error of 0.3% for a peak signal of 1 V (Fig. 4(b)). The difference error was zero and the PSRR at 1 kHz was -25 dB. The LPF frequency response is shown in Fig. 11 where the measured response agreed well with the theoretical response. The dc offset between different LPF's was typically 3 mV within a given chip (for five chips), a difference error of 0.9% for a peak input signal of 1 V. The dc offset of the LPF's was typically 15 mV (4.7% common error) and the dc PSRR




Fig. 10. Theoretical and measured frequency responses of the FWR.




Fig. 11. Theoretical and measured frequency responses of the LPF.

was -35 dB. These measurements are summarized in Table V.

The predominant difference error between channels that limited the accuracy of the measurement of the running spectrum was from the LPF section (see second row, Tables IV and V). However, the difference errors of the BPF, FWR, and LPF sections derived on the basis of measured dc offsets and threshold voltage were small and met the design specifications. In the authors' view, these errors are satisfactory for most speech applications. The current drains of the prototype integrated circuit were 900 and 500 μ A for ± 2.5 - and ± 1.5 -V supplies, respectively (the op amps were deliberately oversized). The final design comprising 24 channels using a 5- μ m CMOS process is expected to dissipate approximately 1 mA (including clocking circuitry) with a ± 1.5 -V supply, and would meet the power specification for biomedical applications.

VII. CONCLUSIONS

A time-multiplexed micropower-compatible SC speech spectrum analyzer embodying several new design methodologies has been described. In the BPF section, the difference dc offset was small due to a careful biquad design, and a cap sharing technique has been used. A time-multiplexed FWR has also been proposed. Error expressions have been formulated to quantify the accuracy of the running spectrum

TABLE V
SUMMARY OF MEASURED FWR AND LPF CHARACTERISTICS
Temperature = 25°C, frequency response = channel 12, clocking frequency per channel: FWR = 10.42 kHz, and LPF = 1042 kHz (one pole) and 1.3 kHz (two poles), filtering = three poles for LPF, supply = ± 2.5 V, clocking = ± 2.5 V

Parameter	Condition	Value	
		FWR	LPF
Difference DC Offset	1V peak input	0 V	3 mV
Difference Error	1V peak input	0 %	0.9 %
PSRR	FWR : 1 kHz LPF : DC	-25 dB	-35 dB
Current Drain		248 μ A	155 μ A
FWR section (4 Channels)			
LPF section (4 Channels : 12 poles)			
Chip Area (FWR and LPF sections)		0.18 mm ²	1.1mm ²

due to the nonidealities of the BPF, FWR, and LPF sections. Measurements from prototypes have verified the proposed methodologies, showed that the errors due to nonidealities meet design specifications, and were sufficiently small for most speech applications.


ACKNOWLEDGMENT

The authors gratefully acknowledge the encouragement and support of Prof. G. M. Clark and other staff members of the Department of Otolaryngology for useful discussions.

REFERENCES

- [1] Y. C. Tong *et al.*, Nat. Inst. Health (USA) Contract 1-NS-5-2388: "Speech processors for auditory prosthesis," Quart. Progress Rep., 1986-1988; also "Two speech processing schemes for the University of Melbourne multichannel cochlear implant prosthesis," in *Proc. IEEE Int. Symp. Circuits Syst.* (Portland), 1989, pp. 1051-1054.
- [2] L. T. Lin *et al.*, "A monolithic audio spectrum analyzer," *IEEE Acoust., Speech, Signal Proc.*, vol. ASSP-31, pp. 288-293, 1983.
- [3] Y. Kuraishi *et al.*, "Single-chip 20 channel speech spectrum analyzer using a multiplexed switched capacitor filter bank," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 964-970, 1984.
- [4] C. B. Ngoc, J. J. Monbaron, and J. G. Michel, "An integrated voice recognition system," *IEEE Acoust., Speech, Signal Proc.*, vol. ASSP-31, pp. 323-329, 1983.
- [5] J. S. Chang and Y. C. Tong, "A switched capacitor time-division-multiplexed pole sharing technique for linear phase bandpass filter banks," in *Proc. IEEE Int. Symp. Circuits Syst.* (Espoo, Finland), 1988, pp. 1245-1248; also "A pole sharing technique for a linear phase switched capacitor filter bank," *IEEE Trans. Circuits Syst.*, vol. 37, no. 12, pp. 1465-1479, 1990.
- [6] J. L. Flanagan, "Techniques for speech analysis," in *Speech Analysis Synthesis and Perception*, 2nd ed. Berlin: Springer Verlag, 1972, ch. 5.
- [7] P. E. Allen and E. Sanchez-Sinencio, "Applications of switched capacitor circuits," in *Switched Capacitor Circuits*. New York: Van Nostrand Reinhold, 1984, ch. 6.
- [8] B. J. Hosticka, "Non-linear analog MOS circuits," in *Design of MOS VLSI Circuits for Telecommunications*, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, ch. 12.

- [9] R. Gregorian and G. C. Temes, "Nonfiltering applications of switched capacitor circuits," in *Analog MOS Integrated Circuits for Signal Processing*. New York: Wiley, 1986, ch. 6.
- [10] P. M. V. Van Peteghem and W. M. C. Sansen, "Power consumption versus filter topology in SC filters," *IEEE J. Solid-State Circuits*, vol. SC-21, pp. 40-47, 1986.
- [11] A. I. Zverev, *Handbook of Filter Synthesis*. New York: Wiley, 1967.
- [12] P. E. Fleischer and K. R. Laker, "A family of switched capacitor biquad building blocks," *Bell Syst. Tech. J.*, vol. BSTJ-58, pp. 2235-2269, 1979.
- [13] B. J. Sheu and C. Hu, "Switched induced error voltage on a switched capacitor," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 519-525, Aug. 1984.
- [14] P. W. Bosshart, "A multiplexed switched capacitor filter bank," *IEEE J. Solid-State Circuits*, vol. SC-15, pp. 939-945, 1980.
- [15] M. G. R. Degrauwe and F. H. Sachili, "A multipurpose micropower SC filter," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 343-348, 1984.
- [16] Y. Hague, "Offset compensation for switched capacitor integrators," U.S. Patent 4 365 204, Dec. 1982.
- [17] B. J. Hosticka, "Performance of integrated dynamic MOS amplifiers," *Electron. Lett.*, vol. 17, pp. 298-300, Apr. 1981.
- [18] D. Ribner and M. Copeland, "Design techniques for cascode CMOS op amps with improved PSRR and common-mode input range," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 919-925, Dec. 1984.
- [19] D. Allstot and W. Black, "Technological design considerations for monolithic MOS switched capacitor filtering systems," *Proc. IEEE*, vol. 71, pp. 967-986, Aug. 1983.
- [20] D. G. Haigh and B. Singh, "A switching scheme for SC filters which reduces the effect of parasitic capacitances associated with switch control terminals," in *Proc. IEEE Int. Symp. Circuits Syst.*, Apr. 1983, pp. 586-589.
- [21] S. C. Fang, Y. P. Tsividis, and O. Wing, "SWITCAP: A switched capacitor network analysis program," *IEEE Circuits Syst. Mag.*, Sept. & Dec. 1983.



Joseph S. Chang received the B.E. degree in 1983 from Monash University and the Ph.D. degree from the Department of Otolaryngology, University of Melbourne, Australia, in 1990.

He worked for CSIRO and Texas Instruments from 1983 to 1985. In 1988 he was a Research scientist and from 1989 to 1991 he was a Senior Research Scientist at the Human Communication Research Centre, University of Melbourne. His research interests include analog and digital signal processing, VLSI design, speech perception, psychophysics, biomedical engineering, and hearing-aid research. He has recently joined the Nanyang Technological University, Singapore. He holds several patents in circuit design and has several pending patents in biomedical instrumentation.

Dr. Chang was awarded the first prize at the state and national levels in mathematics in 1977, a commendation for a paper presentation in 1989, and the University of Melbourne postgraduate scholarship in 1986-1989.

Y. C. Tong received the B.E. and Ph.D. degrees from the University of Melbourne, Australia, in 1972 and 1977, respectively.

From 1976 to 1992 he was employed by the National Health and Medical Research Council of Australia (NH&MRC) to conduct research on communication aids for the hearing impaired at the Department of Otolaryngology, University of Melbourne. He was also the coordinator and senior investigator of a National Institutes of Health (NIH) research grant and a NIH research contract for cochlear implant research at the University of Melbourne, and a principal research fellow of NH&MRC. His research interests include auditory physiology, biophysics, signal processing, psychophysics, speech perception, biomedical engineering, and cochlear implant research. He is a co-inventor of several patents in cochlear implant and switched-capacitor designs. He has recently joined the Nanyang Technological University, Singapore. His biographical record is included in *Who's Who in the World*.