<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>The manufacture and performance of diodes made in dielectrically isolated silicon substrates containing buried metallic layers (Published)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Goh, Wang Ling; Raza, S. H.; Montgomery, J. H.; Armstrong, B. M.; Gamble, H. S.</td>
</tr>
<tr>
<td><strong>Date</strong></td>
<td>1999</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/5989">http://hdl.handle.net/10220/5989</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>IEEE Electron Device Letters © 1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. <a href="http://www.ieee.org/portal/site">http://www.ieee.org/portal/site</a>.</td>
</tr>
</tbody>
</table>
The Manufacture and Performance of Diodes Made in Dielectrically Isolated Silicon Substrates Containing Buried Metallic Layers

W. L. Goh, S. H. Raza, J. H. Montgomery, B. M. Armstrong, Member, IEEE, and H. S. Gamble, Member, IEEE

Abstract—Results are reported on the performance of diffused p\textsuperscript{+}n diode structures manufactured on a novel silicon-on-metal-on-insulator (SMI) substrate. This substrate consists of a thin single crystal silicon layer on top of a tungsten disilicide covered oxidized silicon wafer. The diodes show excellent characteristics with an exponential current–voltage (I–V) relationship over nine orders of magnitude and an ideality factor of 1.005, under forward bias conditions. The reverse leakage current is low with a minority carrier lifetime of typically 500\ μs. The diodes show no evidence of stress induced defects or degraded performance due to W migration during processing. The SMI substrate is therefore shown to be compatible with standard manufacturing processes.

Index Terms—Buried metallic layers, silicon-on-insulator, silicon-on-metal-on-insulator, tungsten silicide.

I. INTRODUCTION

SILICON direct wafer bonding with grind/polish back is now becoming a commercial technique for the production of silicon-on-insulator (SOI) substrates. Major applications are in the dielectric isolation of bipolar analogue circuits for telecommunications and for smart power control IC’s. The technology offers increased packing density and reduced collector–substrate capacitance leading to higher switching speed and lower power dissipation [1]. The thickness of the SOI layer in linear IC’s is dictated by the width of the buried collector dopant profile which is relatively large in order to minimize collector resistance. Lateral isolation is provided by trench etching through the SOI layer (~1.5 \ μm) and refilling with a dielectric. The incorporation of a buried metallic layer into the collector would decrease the collector series resistance and reduce the SOI layer thickness with a resultant decrease in the time consuming RIE trench etching step. The reduced topography could also allow the refill process to be eliminated further reducing the processing costs. In low power telecommunication circuits the highly conducting buried metallic layer would allow the \( f_{\text{MIG}} \) of the transistors to be maintained even for the output power devices. The technology can also be adapted to provide a conducting ground plane below the buried isolating oxide layer to minimize the inductance of the interconnect lines and so improve overall circuit performance [2]. Combining SOI technology with buried metallic drain/collector contact layers and metal filled contact droppers to minimize series resistance will also enable compact smart power circuits with multiple vertical output power devices to be implemented. These examples illustrate the potential of SMI technology. Direct silicon wafer bonding technology to produce SOI substrates incorporating buried silicide layers has been reported elsewhere [3], [4]. The main concerns about the technology are:

1) stress related defects in the SMI layer due to mismatch in thermal coefficients of expansion, leading to reduced carrier lifetimes and increased junction leakage currents;
2) metal migration in the silicon from the buried layer creating point defects and degrading device performance.

This letter addresses these issues and describes, for the first time, the electrical performance of devices manufactured in the SMI substrates and establishes its suitability for manufacture.

II. MANUFACTURING PROCESS

N-type epitaxial wafers were used as the starting material. The surface was implanted with an arsenic dose of \( 3 \times 10^{15} \text{ cm}^{-2} \) at an energy of 40 keV. A layer of tungsten 50 nm thick was sputter deposited and this was capped with a polycrystalline layer deposited by LPCVD. The polycrystalline layer was polished and the wafer bonded to an oxidized handle wafer and annealed. This bonding technology which results in a WSi\textsubscript{2} layer of thickness 120 nm and sheet resistance 2.5 Ω/square is described elsewhere in more detail.
Grinding and polishing techniques were employed to reduce the active wafer thickness to 2 μm ± 0.25 μm. Similar substrates have been produced by other authors using LPCVD layers of WSi₂ [4].

A five mask process was employed to produce diffused p⁺n diodes in the substrate. The substrates were wet oxidized at 1000 °C to produce a masking oxide layer thickness of approximately 0.5 μm. This oxide was patterned and a p-type diffusion from a solid boron source was carried out at 1000 °C for 20 min to form the p⁺n junctions. An LPCVD oxide was deposited at 720 °C from a TEOS source and densified at 1000 °C for 10 min. The second mask was used to pattern this oxide and n⁺ ohmic contact regions were diffused into the n layer. This was carried out at 1000 °C for 20 min using a solid phosphorous source.

The substrates were again coated with LPCVD oxide and densified. The third masking step was employed to pattern the oxide and trench etch the silicon layer down to the buried WSi₂. This was achieved by RIE in an HBr ambient stopping on the WSi₂ layer. A final passivation layer of LPCVD oxide was then deposited and densified. Device manufacture was completed by etching contact windows through the oxide followed by aluminium metallization. The final device structure is shown in Fig. 1. The mask set incorporated rectangular diodes of equal area (1.8 × 10⁻⁴ cm²) but varying perimeter. Circular reference diodes were also manufactured.

III. DEVICE CHARACTERIZATION

The current–voltage (I–V) characteristics of the diodes were measured in detail. Back contact to the diodes was achieved by probing the aluminum contacts on the exposed buried WSi₂ layer in the trenches. The forward bias turn on voltage was about 0.7 V and a sharp avalanche breakdown was observed at 6.8 V in reverse bias. The detailed forward bias characteristic is shown in Fig. 2. This characteristic is near ideal with good exponential increase in current flow over approximately nine orders of magnitude. The series resistance component is less than 20 Ω and the measured n factor is 1.005 indicating little influence of generation/recombination effects. This is a very significant finding showing the silicon layer to be of device quality with no evidence that the presence of the buried silicide layer is leading to stress induced defects or tungsten penetration of the silicon. The reverse bias characteristic shown in Fig. 3 gives further evidence of the quality of the substrate. The leakage current observed is very
The combination of diode geometries manufactured allows the measured reverse current to be broken up into three components, i.e., area, perimeter and corner. The diodes were all measured at a fixed reverse bias of 1 V. After elimination of the current flow due to electric field crowding at the diode corners, the leakage current was found to be a linear function of perimeter length as shown in Fig. 4. The area and perimeter components of leakage current in reverse bias were given by

\[ J_A = 34 \text{ pA/cm}^2 \quad I_P = 2.1 \text{ pA/cm}. \]

The doping concentration in the epitaxial layer was determined from capacitance measurements to be approximately \(10^{17} \text{ cm}^{-3}\). The minority carrier lifetime \(\tau\) was then estimated from the area component of leakage current to be approximately 500 \(\mu\text{s}\). This value is similar to the values measured on MOS capacitors manufactured on SMI substrates published earlier by the authors [5].

From these results it can be concluded that the presence of the buried silicide layer is not causing any significant degradation of the device. The substrate has undergone standard silicon processing schedules and has been thermally cycled many times for processing at 1000 °C without evidence of stress-induced defects. There is no evidence of deleterious effects caused by W migration during the manufacturing process stages. Judging by the quality of the \(J-V\) characteristics it may be that the WSi\(_2\) layer is in fact acting as a gettering layer.

IV. CONCLUSIONS

Diffused p\(^+\)n diodes have been successfully manufactured on SMI silicon substrates. The diodes have near ideal characteristics with an exponential \(J-V\) relationship over nine orders of magnitude and an \(n\) factor of 1.005. An estimated minority carrier lifetime of approximately 500 \(\mu\text{s}\) also indicates high quality material with no evidence of stress-induced defects caused by thermal cycling. WSi\(_2\) is present in the substrates throughout the entire device manufacturing schedule and there is no evidence of W migration leading to degraded device performance.

ACKNOWLEDGMENT

The authors wish to acknowledge S. Goody, Mitel Semiconductors Ltd, Swindon, U.K., for the supply of the epitaxial substrates.

REFERENCES