

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

Title	A charge-trapping-based technique to design low-voltage BiCMOS logic circuits(Published)
Author(s)	Yeo, Kiat Seng; Rofail, Samir S.
Citation	Yeo, K. S., & Samir, S. R. (1998). A charge-trapping-based technique to design low-voltage BiCMOS logic circuits. IEEE Journal of Solid-State Circuits, 33(1), 164-168.
Date	1998
URL	http://hdl.handle.net/10220/6007
Rights	IEEE Journal of Solid-State Circuits © 1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site .

A Charge-Trapping-Based Technique to Design Low-Voltage BiCMOS Logic Circuits

Yeo Kiat Seng and Samir S. Rofail

Abstract— New BiCMOS logic circuits employing a charge trapping technique are presented. The circuits include an XOR gate and an adder. Submicrometer technologies are used in the simulation and the circuits' performances are comparatively evaluated with the CMOS and that of the recently reported circuits. The proposed circuits were fabricated using a standard 0.8- μm BiCMOS process. The experimental results obtained from the fabricated chip have verified the functionality of the proposed logic gates.

Index Terms—BiCMOS digital circuit design, fabrication, simulation.

I. INTRODUCTION

THE technology for BiCMOS has matured over the last decade, and now it is one of the dominant technologies used for high-speed, low-power, and highly functional very large scale integration (VLSI) circuits [1], [2]. However, the design of high-performance logic circuits and systems for low-voltage applications is still lagging.

It is a well-known fact that in the reduced supply voltage environment, the conventional BiCMOS logic circuits start to lose the leverage over the CMOS logic circuits. The degradation in performance is due to the increase in the propagation delay [3], [4] and the decrease in the output voltage swing [5]. It has also been reported that, as the supply voltage is scaled down, the pull-down delay time of the conventional BiCMOS circuit constitutes a large percentage of the propagation delay [6].

Many attempts have been made in the past to alleviate these degradation effects. Complementary BiCMOS has been proposed as an alternative to achieve full swing [7], [8]. However, it is based on the high cost of complementary BiCMOS technology. Lowering the threshold voltage of the NMOSFET down to 0 V, proposed in [6], would result in increasing the leakage current, thereby making the circuit unacceptable from the system's perspective. Although the circuit reported in [9] demonstrates a better performance as compared to the conventional BiCMOS logic gate, its design demands a twin-tub BiCMOS process. "Transient saturation" has been introduced in [8] to achieve full-swing and high speed at 1.5-V operation. The same technique has been adopted to design the bootstrapped full-swing BiCMOS circuit (BFBiCMOS) [10] in an attempt to improve the circuit performance over a wide range of supply voltages (1.2–3.3 V). However, these circuits have used a large number of devices and, therefore, tend

Manuscript received September 30, 1996; revised May 15, 1997.

The authors are with the Division of Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798.

Publisher Item Identifier S 0018-9200(98)00382-5.




Fig. 1. The new BiCMOS XOR circuit.

to consume a relatively large power especially for supplies greater than 2 V.

In this paper, an innovative approach is adopted to develop new circuits and configurations for low-voltage applications. Section II describes the operation of the new XOR gate. The performance comparison of four XOR logic circuits (new BiCMOS, BFBiCMOS [10], MBiCMOS [11], and CMOS), and the experimental results of the proposed XOR gate are also given in the same section. Section III highlights the new BiCMOS adder as derived from the new XOR circuit configuration.

II. A NEW BiCMOS XOR LOGIC CIRCUIT

The new BiCMOS XOR circuit, shown in Fig. 1, comprises two stages: a CMOS XOR driver and a BiCMOS load. The proposed CMOS XOR driver, made up of inverters and transmission gates, outperforms the standard CMOS configuration [12], illustrated in Fig. 2, for convenience in two main aspects: i) for the same area, the new circuit has a smaller input capacitance, and ii) since it can source/sink a larger current, the new circuit offers higher speeds than the conventional CMOS circuit.




Fig. 2. The conventional CMOS XOR circuit [12].

A. Circuit Operation

Referring to Fig. 1, in the pull-up operation, Q_1 turns ON. The high base voltage of Q_1 forces N_5 to turn ON and deplete the base charge of Q_2 . The high voltage established at the base of Q_1 also prevents P_4 from conducting. The rising output voltage sends a transition through the feedback inverter INV3, causing the conduction of P_5 . In the pull-down phase, Q_1 is depleted through N_3 and N_4 when the inputs V_{in1} and V_{in2} are LOW, and through the transmission gates N_1P_1 and N_2P_2 when they are HIGH. At the same time, P_4 conducts, driving Q_2 first in the active region before saturating it at a later stage. P_3 turns ON as long as the output voltage maintains its high level. However, during the pull-down phase, the decrease in the output voltage turns P_3 OFF gradually. The excess minority charge, trapped in the base of Q_2 , will continue to drive Q_2 in the saturation region and the output voltage decreases further.

B. Comparative Evaluation

In this section, four XOR logic circuits will be evaluated in terms of the propagation delay, the output voltage swing, and the average power consumption. These are: the CMOS (new XOR driver in series with an optimized two-stage CMOS [13] buffer), the MBiCMOS (new XOR driver in series with the MBiCMOS load), the BFBiCMOS (new XOR driver in series with the BFBiCMOS load), and the proposed BiCMOS (new XOR driver in series with the new BiCMOS load) XOR circuits. The comparison is performed for a ramp input of 200 ps rise time and based on an area ratio of 1:1:2:1 for the CMOS, MBiCMOS, BFBiCMOS, and the new XOR circuits, respectively. The large area allocated to the BFBiCMOS is necessary to accommodate its large number of devices used. The key MOS and bipolar junction transistor (BJT) process

TABLE I
TECHNOLOGY FILE FOR MOSFET'S

Technology		(3V, 0.8 μ m)	
Parameters	Units	NMOS	PMOS
V_T	V	0.7500	-0.750
T_{OX}	nm	15.000	15.000
R_{shm}	ohm/sq	25.000	45.000
C_{jw}	pF/m	220.00	220.00
C_{jm}	μ F/m ²	300.00	450.00
C_{gdom}	pF/m	350.00	350.00
C_{gsom}	pF/m	350.00	350.00
C_{gbom}	pF/m	150.00	150.00


TABLE II
TECHNOLOGY FILE FOR BJT

Technology		(3V, 0.8 μ m)
Parameters	Units	NPN
β	-	115.000
I_K	mA	1.70000
T_f	ps	11.0000
R_C	ohm	330.000
R_E	ohm	37.0000
R_B	ohm	2000.00
C_{je}	fF	4.00000
C_{jc}	fF	4.00000
C_{js}	fF	12.0000


parameters, extracted from a real technology, are shown in Tables I and II, respectively.

Fig. 3(a)–(c) illustrates the performance of the circuits for different load capacitances and at a supply voltage of 3 V. The new circuit offers the best output voltage swing and propagation delay combination. Although the MBiCMOS XOR circuit has also a low propagation delay, this has been achieved at the expense of a smaller output voltage swing. From the system's perspective, a small output voltage swing is unsuitable for the design of buffer chains [13]. As for the CMOS XOR circuit, its high propagation delay makes it undesirable to drive heavy loads. As depicted from Fig. 3(c), the new circuit consumes only slightly more power than the CMOS circuit.


In Fig. 4, the propagation delay of the XOR circuits, under comparison, is evaluated as the technology is scaled down from (3 V, 0.8 μ m) to (2 V, 0.5 μ m). Besides scaling the supply voltage, the emitter areas of the bipolar devices, and the channel lengths and widths of the MOS transistors, the other key device parameters such as I_K , τ_f , β , V_T , and T_{OX} have been scaled according to [5]. As shown in Fig. 4, the new



(a)



(b)



(c)

Fig. 3. The performance comparison of various XOR gates at (3 V, 0.8 μ m) technology: (a) propagation delay, (b) voltage swing, and (c) average power dissipation.




Fig. 4. The propagation delay of various XOR circuits against the supply voltage for scaled technologies.




Fig. 5. The photomicrograph of the XOR and adder circuits.




Fig. 6. The input and output waveforms of the XOR gate. (Horizontal scale: 20 μ s/div., vertical scale: 5 V/div.)




Fig. 7. The new BiCMOS adder.




Fig. 8. The performance of the proposed adder as compared to [14] at (3 V, 0.8 μ m) technology: (a) propagation delay and (b) average power dissipation.

circuit maintains its superiority at lower supply voltages with its propagation delay increasing very slightly as the technology is scaled down.

C. Experimental Results

The proposed BiCMOS XOR logic circuit has been fabricated using a standard 0.8- μ m, n-well/p-substrate, double-

polysilicon double-metal BiCMOS process. Fig. 5 shows the photomicrograph of the fabricated chip. In designing the circuit layout, the device size, orientation, and proximity have been considered. A supply voltage of 3 V was used to verify the circuit operation. Fig. 6 shows that for a given input condition, a correct output logical state can be obtained. With square wave inputs V_{in1} and V_{in2} of frequencies 10 and 20 kHz,

respectively, and equal input amplitudes of $3 V_{pp}$, an output voltage swing of $3 V_{pp}$ is achieved for a load capacitance of 1 pF (using a 10:1 measuring probe).

III. A NEW BiCMOS ADDER

The concept used in designing the proposed BiCMOS XOR circuit shown in Fig. 1 has been extended to implement the BiCMOS adder circuit shown in Fig. 7. The proposed adder circuit was fabricated using a standard $0.8\text{-}\mu\text{m}$ BiCMOS process and its photomicrograph is shown in Fig. 5. The new adder circuit is compared to [14] based on equal chip area and simulated for a ramp input of 200 ps rise time.

Fig. 8(a) and (b) shows the propagation delay and the average power dissipation for different load capacitances. As depicted from the results, the new circuit outperforms [14] in terms of speed. The speed improvement is even more significant at higher loads. However, the new circuit consumes slightly more power than [14]. The full-swing performance (not shown) of both circuits is sustained over a wide range of capacitance loadings.

IV. CONCLUSIONS

New low-voltage BiCMOS XOR and adder circuits are presented. The design is based on the charge trapping technique to achieve high speeds and full output voltage swings. The HSPICE results have verified the superiority of these new logic circuits over the previously reported BiCMOS and CMOS circuits. The new logic gates were fabricated using a standard $0.8\text{-}\mu\text{m}$ noncomplementary BiCMOS process. The experimental results obtained from the fabricated chip have confirmed the operation of these new logic gates.

REFERENCES

- [1] A. R. Alvarez, P. Meller, and B. Tien, "2 micron merged bipolar CMOS technology," *IEDM*, pp. 761–764, 1984.
- [2] T. Ikeda, T. Nagano, N. Momma, K. Miyata, H. Higuchi, M. Odaka, and K. Ogiue, "Advanced BiCMOS technology for high speed VLSI," *IEDM*, pp. 408–411, 1986.
- [3] A. Watanabe, T. Nagano, S. Shukuri, and T. Ikeda, "Future BiCMOS technology for scaled supply voltage," *IEDM*, pp. 429–432, 1989.
- [4] M. Fujishima, K. Asada, and T. Sugano, "Evaluation of delay-time degradation of low-voltage BiCMOS based on a novel analytical delay-time modeling," *IEEE J. Solid-State Circuits*, vol. 26, no. 1, pp. 25–31, 1991.
- [5] G. P. Rosseel and R. W. Dutton, "Scaling rules for bipolar transistors in BiCMOS circuits," *IEDM*, pp. 795–798, 1989.
- [6] H. Momose, Y. Unno, and T. Maeda, "Supply voltage design tradeoffs between speed and NMOSFET reliability of half- μm BiCMOS gates," *IEEE Trans. Electron Devices*, vol. 38, no. 3, pp. 566–572, 1991.
- [7] K. S. Yeo and S. S. Rofail, "Full-swing high-speed CBiCMOS digital circuit for low-voltage applications," in *Proc. Inst. Elect. Eng.—Circuits, Devices and Systems*, 1995, vol. 142, no. 1, pp. 8–14.
- [8] M. Hiraki, K. Yano, M. Minami, K. Satoh, N. Matsuzaki, A. Watanabe, T. Nishida, K. Sasaki, and K. Seki, "A 1.5V full-swing BiCMOS logic circuit," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1568–1574, Nov. 1992.
- [9] S. S. Rofail, "Low-voltage low-power BiCMOS digital circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 572–579, May 1994.
- [10] A. Bellaouar, M. I. Elmasry, and S. H. K. Embabi, "Bootstrapped full-swing BiCMOS/BiNMOS logic circuits for 1.2–3.3 V supply voltage regime," *IEEE J. Solid-State Circuits*, vol. 30, pp. 629–636, June 1995.
- [11] R. B. Ritts, P. A. Raje, J. D. Plummer, K. C. Saraswat, and K. M. Cham, "Merged BiCMOS logic to extend the CMOS/BiCMOS performance crossover below 2.5V supply," *IEEE J. Solid-State Circuits*, vol. 26, pp. 1606–1613, Nov. 1991.
- [12] N. Wang, *Digital MOS Integrated Circuits Design for Applications*. Englewood Cliffs, NJ: Prentice Hall, 1989.
- [13] T. Kuroda, Y. Sakata, and K. Matsuo, "Analysis and optimization of BiCMOS gate circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 564–571, May 1994.
- [14] F. Murabayashi, T. Yamauchi, M. Iwamura, T. Hotta, Y. Kobayashi, T. Nakano, K. Mori, T. Shimizu, R. Satomura, S. Mitani, K. Shiozawa, N. Kitamura, A. Yamagiwa, and T. Hayashi, "3.3V, novel circuit techniques for a 2.8-million-transistor BiCMOS RISC processor," in *IEEE CICC*, 1993, pp. 12.1.1–12.1.4.