<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>A mixed-signal GFSK demodulator based on multi-threshold linear phase quantization</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Han, Dong; Zheng, Yuanjin</td>
</tr>
<tr>
<td><strong>Date</strong></td>
<td>2009</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/6236">http://hdl.handle.net/10220/6236</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>© 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.</td>
</tr>
</tbody>
</table>
A Mixed-Signal GFSK Demodulator Based on Multithreshold Linear Phase Quantization

Dong Han and Yuanjin Zheng, Member, IEEE

Abstract—An ultralow-power Gaussian frequency-shift keying (GFSK) demodulator with large tolerance for process variations and wide coverage of data rate for low-intermediate-frequency (low-IF) wireless receivers is presented. A novel multithreshold linear phase quantization technique is proposed to improve the demodulator sensitivity and relax the tradeoff between the selection of the IF and the data rate. A dynamic threshold slicer is employed to efficiently overcome the dc drifts caused by the input frequency offset. The demodulator achieves 490-mV input dc offset cancellation, 800-kHz frequency offset tolerance, and data rate coverage from 100 kb/s to 2 Mb/s. The measured signal-to-noise ratio (SNR) is 16.0 dB for a 0.1% bit error rate (BER) and a 0.25 modulation index. The demodulator has been fabricated in a 0.18-μm complimentary metal–oxide–semiconductor process with only 0.14-mm² active area and 450-μA current drawn from a 1.8-V power supply.

Index Terms—DC offset cancellation, frequency offset cancellation, Gaussian frequency-shift keying (GFSK) demodulator, multithreshold linear phase quantizer (LPQ).

I. INTRODUCTION

In recent years, the increasing demand for personal healthcare, mobile entertainment, and information services has driven out many short-range wireless standards such as Bluetooth, wireless personal area networks (WPANs), and wireless body area networks (WBANs). A low-intermediate-frequency (low-IF) architecture and a Gaussian frequency-shift keying (GFSK) modulation scheme are widely used in low-power wireless transceivers for these standards [1]–[3]. For recovering data from GFSK signals, several demodulators with good performance have been reported in [4]–[7]. However, the relatively high power consumption and large modulation index may prevent them from being used for some WPAN/WBAN applications with more stringent requirements on power dissipation and spectral efficiency. In this work, through a novel multithreshold linear phase quantizer (LPQ) and dynamic threshold slicer, an ultralow-power GFSK demodulator with wide coverage of data rate and small modulation index is presented for receivers in WPAN, WBAN, and Bluetooth applications.
To demodulate the FSK/GFSK signals, the phase quantization size of the LPQ should be less than $\Delta \theta$. Therefore, for an LPQ-based demodulator, the ideal minimum detectable modulation indexes are $h_{\text{min,FSK}} = \text{LSB}(\phi)/2\pi$ for FSK signals and $h_{\text{min,GFSK}} \approx 1.28h_{\text{min,FSK}}$ for GFSK signals.

To improve the spectral efficiency and/or adjacent channel interference rejection, it is desirable to achieve a lower $h_{\text{min,GFSK}}$. With both $I$ and $Q$ channels [4], $h_{\text{min,GFSK}}$ is 0.32. In this work, through an equivalent four-threshold LPQ, we reduce $h_{\text{min,GFSK}}$ to 0.16, which can fully cover the modulation index of the Bluetooth standard.

III. MULTITHRESHOLD-LPQ-BASED GFSK DEMODULATOR

The block diagram of the proposed GFSK demodulator is presented in Fig. 2(a). It is mainly composed of four functional blocks: an input buffer for removing the input dc offset, a frequency-to-voltage converter (including a multithreshold LPQ, an FWPG, and an LPF) for discriminating the input frequency, a data decision circuitry, and an initialization and timing control circuitry.

A. Buffer and Input DC Offset Cancellation

The buffer with feedforward dc offset cancellation is modified from [11], as shown in Fig. 2(b). The second-order $RC$ LPF networks ($R_A$, $C_A$, $R_B$, and $C_B$) sense the input dc offset and subtract it from the output through the transistors $M_B$ and $M_C$. The buffer has 5.5 dB of in-band gain, and the $-3$-dB bandwidth is from 500 kHz to 8 MHz, which can fully cover the frequency band of interest over process variations. The measured maximum input dc offset cancellation is 490 mV.

B. LPQ and FWPG

The proposed LPQ and the FWPG are presented in Fig. 2(c), and the signal flow is illustrated in Fig. 3. Two types of crossing
detection, i.e., zero-crossing detection (ZCD) and threshold-crossing detection (TCD), are performed in the LPQ. The differential GFSK signals are first converted into I and Q signals (I+, I−, Q+, and Q−) by the RC polyphase filter (PPF), and then, the zero-crossing points of the I and Q signals are captured into VZCI and VZCQ by the voltage comparators (AZC1 and AZCQ), respectively. For the I signal, two more thresholds are inserted into the path through the maximum and minimum peak detectors and the transconductors (GmA and GmB), and then, the detected threshold-crossing points are collected into VTCD by the EXCLUSIVE OR (XOR) gate. To automatically and dynamically set the thresholds of the I path, the peak value (Vmax) of I+ and the valley value (Vmin) of I− are sensed and stored into capacitors (Cmax and Cmin). The threshold values are then set by the ratios of the transconductors’ outputs (I1 to I4). In this design, the outputs are defined by $GmA = \sqrt{2}GmB$, $I_1 = I_2$, and $I_3 = -I_4$. The threshold-crossing points in VTCA and VTCB are determined by the summations of the transconductors’ outputs $I_2 + I_4$ and $I_1 + I_3$, respectively. Therefore, the two equivalent thresholds ($V_{THA}$ and $V_{THB}$) are $V_{TH(A,B)} = (V_{max} + V_{min})/2 \pm (V_{max} - V_{min})/2\sqrt{2}$. As a result, the crossing points corresponding to the thresholds always have $\pi/4$ phase difference to the adjacent zero-crossing points. Due to the quadrature phase between I and Q signals, the zero-crossing points in VZCD are spaced with $\pi/2$ phase distance, which leads to all the detected crossing points in VLPQ being evenly distributed in the phase domain. Therefore, the LPQ is linear, and the equivalent threshold number of the LPQ is $N = \pi/LSB(\phi) = 4$. Generally, if $K$ pairs of transconductors are inserted into the TCD path in the same manner as $GmA$ and $GmB$ with the transconductances of $Gm_{B,i}/GmA,i = \sin(i\pi/(2K+2))$, $i = 1, 2, \ldots, K$, the LPQ phase quantization size is $LSB(\phi) = \pi/(2K + 2)$. The equivalent threshold number is $2K + 2$, and $h_{\min,GFSK}$ is reduced to 0.32/$(K+1)$, which could be of interest in high-sensitivity frequency discriminators.

Since the thresholds $V_{THA}$ and $V_{THB}$ are dynamically generated according to the strength of the I signal, and the ZCD performed by the comparators (AZC1 and AZCQ) is insensitive to the input signal power, the four-threshold LPQ is able to tolerate large I and Q amplitude mismatch. In this design, the PPF has only one stage, and the −3-dB corner frequency of the PPF is set to 8 MHz instead of 2 MHz (IF), which reduces the area occupied by the passive resistors and capacitors, while retaining a good quadrature phase between the I and Q signals (I/Q phase mismatch less than 1°). The I signals (around 900-mV signal swing) are low passed and retain more than 90% peak-to-peak swing of the buffer output. As shown in Fig. 2(c), setting the PPF’s cutoff frequency to 8 MHz makes the IF fall near the flat region of the low-pass transfer function, which reduces the amplitude mismatch of the two sidebands of the GFSK signals in the I path and improves the immunity to process variations. For the Q path (around 170-mV signal swing), only ZCD is performed, and thus, the amplitude mismatch between GFSK sidebands has a minor effect on demodulation performance. The typical input swing of the demodulator is 500 mVpp, which is provided by a variable-gain amplifier chain in our low-IF WBAN receiver front end.

To precisely set the thresholds $V_{THA}$ and $V_{THB}$, as shown in Fig. 2(d) and (e), the input stage of the transconductors is degenerated by the polyresistor $R_s$ to achieve high linearity, and the output current mirrors are implemented by the $2 \times 2$ series-parallel transistor array to overcome process variations and mismatch [12].

As indicated in Figs. 2(c) and 3, the FWPG produces a positive pulse with the width of $T_{ON} = C_{CHG} \cdot V_{PUL}/I_{CHG}$ at each transition edge of $V_{LPQ}$, where $C_{CHG}$, $V_{PUL}$, and $I_{CHG}$ are the charging capacitor, control voltage, and charging current, respectively. The control voltage $V_{TON}$ controls the pulse width of $V_{PUL}$ and, thus, the frequency-to-voltage conversion gain of the demodulator. $V_{TON}$ can be provided by the digital baseband through a digital-to-analog converter, which allows the baseband to tweak the demodulator performance. In this prototype, $V_{TON}$ is provided by an external supply, and $T_{ON}$ can be tuned from 5 to 80 ns.

LPQ mismatches such as the PPF $RC$ variations, the ZCD and TCD path delay mismatch, and the offset voltages of the comparators will drive the crossing points away from their ideal phase positions and make the LPQ nonlinear. However, since $V_{PUL}$ is filtered by the LPF, the final bit error rate (BER) is not sensitive to small LPQ nonlinearity. Matlab simulations show that, even with the maximum $RC$ variations of the process, 20-mV offset voltages, and 2-ns ZCD and TCD path delay mismatch, the required SNR for a 0.1% BER is only degraded by 1.3 dB.

C. Data Decision and Frequency Offset Cancellation

The operation of $V_{PUL}$ is averaged by the LPF for data decision. Due to the input frequency offset and the variation of the modulation index, the actual dc level of the LPF output $V_{LPF}$ may have a serious drift (up to several hundreds of millivolts). Fig. 4 shows the dynamic threshold slicer with efficient dc offset cancellation for data decision. Here, the maximum and minimum peak detectors sense the peak-to-peak envelope of $V_{LPF}$. The decision threshold is then dynamically generated by averaging the peak and valley values of $V_{LPF}$. The slicer has a wide input common-mode range, i.e., from 0.2 to 1.6 V, which can fully cover the LPF output voltage over process variations,
and the demodulator achieves an input frequency offset tolerance of 800 kHz, which is sufficient for most applications.

D. Data Rate Coverage

For the GFSK demodulator, one stringent design challenge is to achieve a high data rate with low IF. In this design, the proposed multithreshold LPQ improves the ratio of the data rate to the IF by raising the frequency of $V_{PUL}$ to $2\pi/\text{LSB}(\phi)$ times of the IF. As a result, the requirement on LPF selectivity is relaxed. The LPF is designed as a two-stage fourth-order filter. The first stage is a second-order passive $RC$ LPF, and the second stage is a second-order Butterworth Gm-C low-pass biquad. The overall $-3$-dB corner frequency of the LPF is set to 1.5 MHz, which gives enough margin to overcome the corner frequency drift caused by process variations. Hence, the frequency tuning circuit for the LPF is not required. In addition to the LPF selectivity, the settling time of the peak detectors in the dynamic threshold slicer may also limit the maximum data rate. In this design, the demodulator achieves a maximum data rate up to 2 Mb/s. The settling time of the peak detectors is less than 0.23 $\mu$s, which is sufficiently fast. The decision threshold of the dynamic threshold slicer can be settled just after receiving the first data “1” and data “0.” The lowest data rate is determined by the holding time of the dynamic threshold slicer and the continuous bit runs of the baseband bit sequence. In this design, the holding time of the peak detectors is larger than 80 $\mu$s, which leads to a minimum data rate down to 100 kb/s with 8-bit continuous bit runs (“11111111” or “00000000”).

E. Initialization

For the proposed demodulator, a reset signal is needed to initialize the peak detectors at the beginning of the demodulation. The reset signal can be provided by a received-signal-strength indicator or channel indicator in a low-IF receiver. In this design, a 1-bit power indicator (PI), as shown in Fig. 5, is used to provide the reset signal. The indicator includes a precise full-wave rectifier, an LPF, and a comparator with a preset threshold $V_{CS}$. Once the output power of the input buffer exceeds the noise level prescribed by $V_{CS}$, the reset signal rises to supply voltage, and then, the demodulator starts to work. The full-wave rectifier is composed of two half-wave transconductance rectifiers with complementary inputs. The envelope of the full-wave rectifier output is then extracted by the two-stage LPF. An amplitude-shift keying (ASK) signal with 300-mV peak-to-peak swing is used to test the PI sensitivity. Measured results show that the designed PI can distinguish the ASK signal with a modulation depth as low as 6.7%. The initialization of the demodulator can be finished within four data periods with the 4-bit “1010” training code before the preamble.

IV. MEASUREMENT RESULTS

The proposed GFSK demodulator has been implemented in a Chartered 0.18-$\mu$m CMOS process. Fig. 6 shows the chip micrograph of the GFSK demodulator. A clock and data recovery (CDR) logic circuit that supports variable data rates has also been implemented into the demodulator chip for testing purposes. The active area of the GFSK demodulator (including the initialization circuit and CDR) is only 0.14 mm$^2$. Fig. 7
The measured BER performance of the proposed demodulator is shown in Fig. 8(a). The required SNR for 0.1% BER is 16.0 dB with only 0.81-mW power consumption. Fig. 8(b) shows the measured BER performance versus the input frequency offset at 16.0-dB input SNR. The demodulator can tolerate the input frequency offset from −400 to +400 kHz. In this design, the BER degradation is caused by different mechanisms for different frequency offset directions. For a positive frequency offset, the period of $V_{PUL}$ is reduced. With the same $T_{ON}$, the margin for tolerating the LPQ nonlinearity is also reduced; thus, the BER is degraded. For a negative frequency offset, the $Q$ path becomes volatile to large additive white Gaussian noise as the $Q$ path gain of the PPF decreases. Furthermore, a negative frequency offset reduces the frequency of $V_{PUL}$, as the LPF is designed with low selectivity, the SNR at the LPF output decreases, and thus, the BER is degraded.

The measured performance of the proposed demodulator is summarized and compared with other state-of-the-art GFSK demodulators in Table I. Although the proposed multithreshold LPQ is more complex than the conventional zero-crossing detector [4], it is well compensated by the compact LPF and slicer designs. Thanks to the mixed-signal structure adopted, the demodulator does not require strict specifications on comparators, amplifiers, and filters. Overall, the proposed demodulator achieves robust performance over large process variations with a smaller modulation index and lower power consumption.

V. Conclusion

An ultralow-power CMOS GFSK demodulator integrated circuit has been presented in this brief. Through the proposed multithreshold LPQ and dynamic threshold slicer, the demodulator has improved the data rate coverage, the range of detectable modulation index, and the frequency offset tolerance with reduced power consumption. Covering data rates from 100 kb/s to 2 Mb/s and modulation indexes as low as 0.25, the proposed demodulator is suitable for most Bluetooth, WPAN, WBAN, and other short-range wireless applications.

### REFERENCES


### TABLE I

<table>
<thead>
<tr>
<th>Parameters</th>
<th>This Design</th>
<th>[4]</th>
<th>[5]</th>
<th>[6]</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18</td>
<td>0.35</td>
<td>0.25</td>
<td>0.18</td>
<td>μm</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>1.8</td>
<td>3</td>
<td>2</td>
<td>1.8</td>
<td>V</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>0.81</td>
<td>9</td>
<td>5</td>
<td>3.6</td>
<td>mW</td>
</tr>
<tr>
<td>Chip Area</td>
<td>0.14</td>
<td>0.7</td>
<td>0.3</td>
<td>0.26</td>
<td>nm²</td>
</tr>
<tr>
<td>Modulation Index $h$</td>
<td>0.25</td>
<td>0.32</td>
<td>0.28 to 0.35</td>
<td>0.32</td>
<td>-</td>
</tr>
<tr>
<td>Data Rate</td>
<td>0.1 to 2.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Mb/s</td>
</tr>
<tr>
<td>IF Frequency</td>
<td>1.28 (Typical)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max. Input DC Offset</td>
<td>490</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>mV</td>
</tr>
<tr>
<td>SNR (for 0.1% BER)</td>
<td>16.0</td>
<td>16.2</td>
<td>16.5</td>
<td>14.9</td>
<td>dB</td>
</tr>
</tbody>
</table>