<table>
<thead>
<tr>
<th>Title</th>
<th>A low-power switched-capacitor capacitive transducer with high resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Zhang, Xiao Ling; Chan, Pak Kwong</td>
</tr>
<tr>
<td>Date</td>
<td>2008</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/6254">http://hdl.handle.net/10220/6254</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. <a href="http://www.ieee.org/portal/site">http://www.ieee.org/portal/site</a> This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.</td>
</tr>
</tbody>
</table>

A Low-Power Switched-Capacitor Capacitive Transducer With High Resolution

Xiaoling Zhang and P. K. Chan

Abstract—A new capacitive transducer using a pseudodifferential-input–single-ended output topology for low-power portable applications is presented. This is based on a switched-capacitor chopper-stabilized pseudodifferential integrator structure that is cascaded with a chopper-stabilized differential difference amplifier, consisting of a single output and a bandpass ac output. The measured results have shown that the transducer integrated circuit, with a sampling rate of 64 kHz in a 0.6-µm CMOS technology, dissipates 820 µA at a 3.3-V supply and exhibits a low noise characteristic. For a 100-Hz bandwidth, the input-referred minimum detectable capacitances are 57.24 and 33.82 aF with reference to the single output and the bandpass output, respectively.

Index Terms—Accelerometer, capacitive measuring circuit, capacitive transducer, chopper stabilization (CHS), differential difference amplifier (DDA), integrated sensor, switched-capacitor circuit.

I. INTRODUCTION

In measuring acceleration or other relevant physical parameters, the capacitive sensing interface offers greater stability, good sensitivity, and lower temperature dependence. There are several different ways of measuring capacitance, such as alternating current bridge excitation [1], oscillator techniques [2], and charge/discharge [2], [3] techniques. The charge/discharge method can be implemented by a switched-capacitor (SC) technique, which is amenable to integration using a CMOS process. The overall performance of the sensing interface system is limited by the offset and 1/f noise of the input amplifier, as well as the charge injection of the switches in SC circuits. This is particularly significant when implementing in the CMOS process. Nevertheless, the 1/f noise in an op-amp can be reduced by a number of methods. Examples of the offset-cancellation techniques are correlated double sampling (CDS) [4] and chopper stabilization (CHS) [5]. The CDS technique can significantly cancel the 1/f noise and the dc offset; however, it is usually associated with a complicated switch arrangement and a clocking scheme. On the other hand, the CHS technique has significant advantages of simple design and low-power consumption if the signal bandwidth is not significantly high, which benefits fully differential implementation.

Capacitive transducers have been found on a broad range of applications such as capacitive accelerometers [6]–[10] and capacitive measuring circuits [3], [7]. However, when the specifications are targeted for low-power applications, such as motion sensors for portable personal computers and acceleration-sensing devices that are capable of operating under a weak battery during automotive crashing, power and resolution become the conflicting design parameters. To achieve an optimum tradeoff in performance, the circuit architecture becomes the most critical issue. This raises the motivation for the research of a new transducer architecture as well as circuit techniques to meet the ultimate goal of having low power while maintaining reasonably good resolution and low drift characteristics (through the removal of the amplifier offset and the effective suppression of the charge injection effect).

In this paper, a new low-power pseudodifferential-input–single-ended output (PDISO) capacitive transducer is proposed. This includes 1) the chopper-stabilized pseudodifferential-input–differential-ended output (PDIDO) structure [8], which is advantageous in reducing the number of critical capacitors in a differential sensor network as well as minimizing the switch charge injection, noise, and offset, and 2) the chopper-stabilized differential difference amplifier (CHSDDA) with a bandpass filter (BPF) function, which ensures signal integrity in terms of a precision and dynamic range, performs natural differential–to-single-ended conversion with reduced component sensitivity, and provides dual outputs in the form of one single output and one bandpass signal-conditioning ac output for back-end signal processing of the transducer system.

II. REVIEW OF HIGH-RESOLUTION CAPACITIVE TRANSDUCERS

A. SISO Structure

The single-input–single-ended output (SISO) interface is a simple topology. However, it suffers from circuit offset, switch charge injection, and reset noise [11]. The improved circuit [9], as shown in Fig. 1, using a cascaded resettable-gain structure, could significantly reduce the charge injection effect and offset. The measurement sequence of this circuit consists of four successive operations, as depicted in Fig. 1(b). When \( \Phi_1 \) is...
open, amplifier A1 charge injection and offset are precharged in $C_4$. When $\Phi_2$ is open, amplifier A2 clock charge injection and offset are precharged in $C_6$. It is noted that opposite pulsed $+V_P$ and $-V_P$ are applied for the differential sensor fixed electrodes. The amplified signal is latched after settling of the signal. The reset feature in op-amps A1 and A2 demands substantial slew rate performance, thus leading to higher power consumption. Furthermore, the reset noise together with the common-mode rejection ratio or power supply rejection ratio issues would increase the circuit noise floor in a single-ended structure. Hence, they increase the difficulty to achieve good resolution.

### B. DISO Structure

A precision SC transducer based on a differential-input–single-ended output (DISO) structure [10] is shown in Fig. 2. This circuit adopts the CDS technique combined with the auxiliary amplifier structure to cancel the $1/f$ noise and to minimize the systematic offset and errors arising from charge injection. There are three operating phases for the circuit operation—the Zerocap Phase, the Autozero Phase, and the Sense Phase. The Zerocap Phase is in association with the Autozero Phase to reset all the capacitors to the artificial analog ground. The differential-input structure in the auxiliary amplifier cancels the charge injection that is caused by opening switches $S_6^-$ and $S_6^+$ at the end of the Autozero Phase. The input-referred offset can be reduced by keeping the values of gain A1, gain A2, and ratio A1/A2 as large as possible. This structure can effectively reduce the amplifier offset and charge injection at the expense of complexity. The substantial number of switches would increase the switch sampling noise. Due to the reset action and the slew-rate issue, the special op-amp is hard to optimize with very low power.

### C. Differential-Input–Differential-Ended Output Structure

The transducer [12] using a lossy integrator structure offers distinct advantages of simplicity with a low-pass filtering function and low-power consumption through a reduced slew-rate requirement in an op-amp; however, it also suffers the same shortcomings as in the SISO structure because of the single-ended structure. Fig. 3 depicts the fully differential capacitive sensing interface circuit based on the extension of the single-ended output structure [12].

The transducer can effectively reduce the charge injection as well as the common-mode noise or signal due to fully differential operation. Of particular interest is the fact that the circuit needs two pairs of differential capacitive sensors, which is also common in other similar topologies [13]. The use of two pairs of differential capacitive sensors may not be
a cost-effective solution since high-dynamic-based differential capacitive sensing elements are not area-effective in the microelectromechanical technology. An alternative topology [6] needs one pair of differential capacitive sensors plus two critical reference capacitors, but this comes at the expense of increased sensitivity to mismatches in the capacitors. In addition, these circuits demand the op-amp with low-offset as well as low-noise specifications.

III. PROPOSED CAPACITIVE TRANSDUCER

A. Circuit Topology

The proposed PDISO structure, which consists of a chopper-stabilized PDIDO interface stage [8] and a CHSDDA stage, is shown in Fig. 4. Not only does the PDIDO structure act as an SC lossy integrator with an economical filtering function, but it also simplifies the sensor network and reduces the mismatching sensitivity in two capacitors when compared with typically four capacitors in most conventional schemes. This is based on the differential SC input resistors, which are formed by the capacitors $C_s1$ and $C_s2$, together with an associated switching arrangement. For integration purposes, the passive feedback resistors are replaced by SC equivalents. Furthermore, the op-amp is replaced by a chopper-stabilized fully differential op-amp, which eliminates the 1/f noise and the offset. For a low-power objective, the lossy-integrator-based structure combined with an SC common-mode feedback (CMFB) circuit [8] for dc stabilization is preferred. The lossy integrator is designed as a natural filter to reject noise and is used to eliminate the use of a high slew-rate op-amp. This greatly limits the broadband thermal noise in the front-end stage before being amplified by subsequent stages. For backend signal processing, a CHSDDA with BPF configuration is added to perform the accurate differential-to-single-ended conversion. The use of the differential difference amplifier (DDA) topology, as a replacement for the traditional differentiating amplifier, relaxes the matching in resistive components. With reduced component sensitivity and the employment of an offset cancellation scheme among the signal-processing blocks, this allows a small trimming span if trimming procedures have been applied.

B. Analysis of the Proposed Capacitive Transducer

Referring to Fig. 4, the charge transfer in the PDIDO integrator can be established by the z-domain equations as follows:

$$\begin{align*}
(V_R - V_{AGND})(C_{S1} - C_{S2}) + C_{FB}[V_{out+}(s) - V_{AGND}] \\
+ C_f[V_{out+}(z) - z^{-1}V_{out+}(z)] = 0 & \quad (1) \\
- (V_R - V_{AGND})(C_{S1} - C_{S2}) + C_{FB}[V_{out-}(z) - V_{AGND}] \\
+ C_f[V_{out-}(z) - z^{-1}V_{out-}(z)] = 0. & \quad (2)
\end{align*}$$

When the differential outputs are applied to the differential input of the DDA, as indicated in Fig. 4, the exact transfer function of the output voltage $V_{o1}$ of the transducer is

$$V_{o1}(s) = V_{diff}(s) = V_{out+}(s) - V_{out-}(s)$$

$$= -\frac{2(V_R - V_{AGND})(C_{S1} - C_{S2})}{C_{FB}} \times \frac{1}{1 + (1 - z^{-1}) \frac{C_f}{C_{FB}}}. \quad (3)$$

If the sampling frequency is much larger than the signal frequency, using the approximation that $z^{-1} \approx 1 - sT$, the output voltages of the PDIDO front-end circuit in (1) and (2) are approximated as

$$V_{out+}(s) \approx \frac{C_{FB}}{C_{FB} + sTC_f} V_{AGND}$$

$$- (V_R - V_{AGND}) \frac{C_{S1} - C_{S2}}{C_{FB} + sTC_f} \quad (4)$$

$$V_{out-}(s) \approx \frac{C_{FB}}{C_{FB} + sTC_f} V_{AGND}$$

$$+ (V_R - V_{AGND}) \frac{C_{S1} - C_{S2}}{C_{FB} + sTC_f}. \quad (5)$$

When the differential outputs are applied to the differential input of the DDA, as indicated in Fig. 4, the approximated
The transfer function of the output voltage $V_{o1}$ of the transducer is obtained as follows:

$$V_{o1}(s) = V_{\text{diff}}(s) = V_{\text{out}+}(s) - V_{\text{out}-(s)} \approx -2(V_R - V_{\text{AGND}}) \frac{C_{S1} - C_{S2}}{C_{\text{FB}}} \frac{1}{1 + sT \frac{C_{\text{FB}}}{sC_{\text{FB}}}}.$$

(6)

Since the maximum signal frequency of the transducer is 1 kHz, it is much smaller than the sampling frequency of 64 kHz. Therefore, (6) can be further approximated as

$$V_{o1}(s) \approx -(V_R - V_{\text{AGND}}) \frac{4\Delta C}{C_{\text{FB}}}$$. 

(7)

with $C_{S1} = C_{S0} + \Delta C$ and $C_{S2} = C_{S0} - \Delta C$, where $C_{S0}$ is the nominal capacitive value of the sensor capacitance, and the other symbols have their usual meanings. It is noted that with the nominal capacitive value of the sensor capacitance, and the external capacitors $C_1$ and $C_2$. Hence, this output is most suitable for ac-based applications.

C. Low-Power High Dynamic Range Amplifiers

The simplified schematic of the fully differential two-stage core op-amp is shown in Fig. 5. One chopper is placed at the input of the op-amp, whereas another chopper is placed between the first and second stages of the op-amp. However, the transistors M1–M5 form the input stage, whereas the transistors M8–M11 form the respective output stage. To achieve low-power consumption, the SC CMFB circuit [8] is used since it avoids the resistive output loading effect and is linear discrete-time balanced circuit. The CMFB circuit is configured in a negative feedback loop with the core amplifier to regulate the common-mode output voltage against the variations via the gate of transistor M5.

For the chopper-stabilized DDA design, Fig. 6 depicts the simplified schematic, which comprises two stages. The first stage is the current-mirror op-amp incorporating the CHS technique, whereas the second stage is a simple two-stage op-amp. Both stages are biased through a common biasing voltage $V_{\text{bias}1}$, which is generated from the master current reference circuit (not shown for simplicity). The CHSDDA input positive port consists of n-type metal–oxide–semiconductor (NMOS) chopping switch network S1 and the transconductance stage (M1, M2, and M5). The CHSDDA negative input port consists of an NMOS chopping switch network S2 and the transconductance stage (M1A, M2A, and M5A). The chopper switch networks S1 and S2 modulate the respective input differential signal to the chopping frequency. The differential currents that are flowing through transistors M3 and M4 are converted back to differential voltages via the active load (M15–M18). On the other hand, transistors M15–M18, in conjunction with switch network S3, constitute the demodulator. The common gate connection of the active load is commutatively connected to the drains of M17 and M18 via the periodic chopping action of S3. The output voltages at the drains of M17 and M18 are, thus, demodulated. Last, the differential output of the first stage is coupled to the

Fig. 6. Simplified schematic of the chopper-stabilized DDA.
TABLE I

SIMULATION RESULTS OF THE AMPLIFIERS THAT ARE USED IN THE CAPACITIVE TRANSDUCER

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Fully Differential CHS Op-Amp</th>
<th>CHSSDDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>101.7dB</td>
<td>139dB</td>
</tr>
<tr>
<td>UGBW</td>
<td>830 kHz</td>
<td>2.73MHz</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>73° @ 30 pF</td>
<td>68° @ 15 k/ 20 pF</td>
</tr>
<tr>
<td>Supply Current</td>
<td>150μA</td>
<td>250μA</td>
</tr>
</tbody>
</table>

Fig. 7. Simulated output voltage waveform of the transducer. (a) At 2-g sinusoidal accelerations. (b) At 1- and 10-mg sinusoidal accelerations with zoom-in view.

Fig. 8. Microphotograph of the SC capacitive transducer.

Fig. 9. Measured dc transfer function of the capacitive transducer at $V_{o1}$.

IV. RESULTS AND DISCUSSIONS

A. Simulation Results

The respective building block of the SC capacitive transducer was verified using HSPICE simulations with Level 49 models for the Austria Mikro Systeme International AG (AMS) 0.6-μm, N-well CMOS technology. The simulated results of the fully differential op-amp and the CHSSDDA are summarized in Table I. A programmable oscillator [14] having an external resistor to set the oscillation frequency of 64 kHz was designed and simulated, with the nonoverlapping period of 2.3 nS at the typical condition (25°, 3.3 V).

For the ac response evaluation of the interface circuit, a realistic 2-g electrical sensor model [15] that takes into account nonideal effects was used, and the sensitivity of the sensor was 10 fF/g. It was given that $V_R = 0.65$ V, $V_{AGND} = 1.65$ V, and $C_{FB} = 1$ pF. When the sensor was excited with sinusoidal acceleration, the SC transducer exhibited a sinusoidal output response at $V_{o2}$. The circuit was simulated with a frequency of 100 Hz for 1-mg, 10-mg, and 2-g sinusoidal accelerations in
Fig. 10. Measured noise outputs of the capacitive transducer at 1 kHz. (a) At output $V_{o1}$. (b) At output $V_{o2}$.

Fig. 7. There is a slight difference between the simulated value and the ideal value of 160 mV for the full range of the 2-g sinusoidal acceleration shown in Fig. 7(a). The difference of 1.5 mV comes from the dominant nonlinearity of the capacitive sensing elements [15]. A portion of simulated output voltage waveforms of the interface circuit at 1- and 10-mg sinusoidal accelerations is shown in Fig. 7(b), with the zoom-in view to observe the magnitude of an ac ripple of 13 $\mu$Vpp at the 1-mg acceleration. The minute output signals have demonstrated that the proposed sensor interface circuit would exhibit high sensitivity.

B. Measured Results

The SC capacitive transducer was fabricated using the AMS 0.6-$\mu$m, N-well CMOS process. A microphotograph of the SC capacitive transducer is shown in Fig. 8. A series of measurements for the fabricated SC capacitive transducer were taken. The spectral plots were taken from a network analyzer (Stanford Research Systems Model SR770 network analyzer).

Different small values of discrete capacitors were used to model the variation of the capacitive sensing element in Fig. 4. Herewith, ceramic capacitors of 1 pF were adopted, and the effective values arising from various series combinations were measured by an HP 4284A Precision LCR meter. With $V_R = 1.15$ V and $V_{AGND} = 1.65$ V, the measured dc voltage at the output $V_{o1}$ against the capacitor difference ($C_{S1} - C_{S2}$) of total change in 0.7 pF is plotted in Fig. 9. This is quite a reasonable performance in view of the parasitic capacitances (estimated to be about 10 pF) that are associated with the nodes of sensing capacitors and the impact of charge injection on the minute capacitance values. The experimental results have validated that the transducer displays reasonably good linearity and sensitivity of approximately 0.9 V/pF. The measured supply current for the stand-alone transducer is 390 $\mu$A at a 3.3-V supply, which is very close to the simulated value of 400 $\mu$A.

Table III gives the comparison of the proposed work with the reported works [16]–[20]. It is noted that the measured output root spectral density of the proposed transducer is 6.6 $\mu$Vp at 3.91 Hz, which translates to 4.7 $\mu$Vrms by dividing the noise peak value by a scaling factor of $\sqrt{2}$ [22]. Taking the total power consumption of 2.71 mW to calculate the FOM, the result suggests that the proposed work gives the best FOM value. This is mainly due to the use of the CHS lossy-integrator interface architecture to effectively reduce noise at the fundamental front-end stage, which is in contrast to the conventional capacitive transducer structures that make use of the SC gain stage without a filtering function. Last, the simplicity of the filter-based CHSDDA circuit voltages for a different bandwidth are summarized in Table II. The measured noise voltage at output $V_{o2}$ is larger than that at output $V_{o1}$ because the BPF function of the CHSDDA improves the noise performance. Nevertheless, the values of the output noise are low in the proposed capacitive transducer (as shown in Table II). To quantify the performance metric of the capacitive transducer for accelerometer applications, a figure of merit (FOM) [20] that takes into account power and noise parameters is used. It is defined as follows:

$$FOM = \left( \frac{\text{rms output noise root spectral density}}{\text{power dissipation}} \right).$$

Table II

<table>
<thead>
<tr>
<th>Frequency Range</th>
<th>Without BPF</th>
<th>With BPF (0.1 Hz to 1 kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Noise</td>
<td>Equivalent Resolution</td>
<td>Output Noise</td>
</tr>
<tr>
<td>30mHz to 1kHz</td>
<td>60.07$\mu$V</td>
<td>66.74$\mu$F</td>
</tr>
<tr>
<td>30mHz to 500Hz</td>
<td>59.83$\mu$V</td>
<td>66.48$\mu$F</td>
</tr>
<tr>
<td>30mHz to 100Hz</td>
<td>51.52$\mu$V</td>
<td>57.24$\mu$F</td>
</tr>
</tbody>
</table>
significantly further improves power and noise. As a result, the technical merits that are gained from the proposed circuit architecture lead to a low-power, high-resolution capacitive transducer.

V. CONCLUSION

A new SC capacitive transducer is presented. The proposed SC PDISO structure is simple, which reduces the circuit sensitivity arising from the reduction of matched component pairs, when compared with that of conventional fully differential topologies. The low-power design strategy combined with the chopper-stabilized fully differential op-amp and the CHSDDA has achieved low-power consumption, high resolution, and low noise. The experimental evidence confirms the stated objectives. The new SC capacitive interface IC will be useful for low-cost, high-performance accelerometers, ac-based motion sensors, and, more importantly, low-power portable capacitive transducer-based applications.

REFERENCES


The new SC capacitive interface IC will be useful for low-cost, high-performance accelerometers, ac-based motion sensors, and, more importantly, low-power portable capacitive transducer-based applications.
Xiaoling Zhang received the B.Eng. (Hons.) degree in 2001 and the M.Eng. degree in 2003, both in electrical engineering from Nanyang Technological University, Singapore.

In 2003, she was with Future Technology Design (FTD) as an Analog IC Engineer. With FTD, she was involved in circuit designs like LVDS and RSDS. Since 2005, she has been with Chartered Semiconductor Manufacturing Ltd., Singapore, as an IC Process Design Kit (PDK) Senior Engineer. Her interests include CMOS IC design and PDK development.

P. K. Chan was born in Hong Kong. He received the B.Sc. (Hons.) degree from the University of Essex, Colchester, U.K., in 1987, the M.Sc. degree from the University of Manchester Institute of Science and Technology, Manchester, U.K., in 1988, and the Ph.D. degree from the University of Plymouth, Plymouth, U.K., in 1992.

From 1989 to 1992, he was a Research Assistant with the University of Plymouth, working in the area of MOS continuous-time filters. In 1993, he was a member of the Technical Staff with the Institute of Microelectronics, Singapore, where he designed CMOS sensor interfaces for industrial applications. In 1996, he was a Staff Engineer with Motorola, Singapore, where he developed the magnetic write channel for the Motorola first-generation hard-disk preamplifier. He joined Nanyang Technological University, Singapore, in 1997, where he is currently an Associate Professor with the School of Electrical and Electronic Engineering and the Program Director (analog/mixed-signal IC and applications) with the Center for Integrated Circuits and Systems. He is the holder of five patents and is an IC Design Consultant to local and multinational companies in Singapore. He has also conducted numerous IC design short courses to industrial companies and design centers. His research interests include circuit theory, amplifier frequency compensation techniques, sensing interfaces for integrated sensors, biomedical circuits and systems, integrated filters, and data converters.