<table>
<thead>
<tr>
<th>Title</th>
<th>A study of on-chip stacked multi-loop spiral inductors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Yang, Kai; Yin, Wen Yan; Shi, Jinglin; Kang, Kai; Mao, Jun Fa; Zhang, Yue Ping</td>
</tr>
<tr>
<td>Date</td>
<td>2008</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/6264">http://hdl.handle.net/10220/6264</a></td>
</tr>
</tbody>
</table>

© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
A Study of On-Chip Stacked Multiloop Spiral Inductors

Kai Yang, Wen-Yan Yin, Senior Member, IEEE, Jinglin Shi, Kai Kang, Jun-Fa Mao, Senior Member, IEEE, and Y. P. Zhang

Abstract—This paper proposes a new differential topology that features a stacked multiloop inductor. Comparative studies of stacked one- to four-loop spiral inductors with and without patterned ground shields (PGSs) for silicon-based radio-frequency integrated circuits (RFICs) were conducted, and lumped-element circuit models were developed for these inductors. Partial-element equivalent-circuit method that can accurately analyze mutual inductive couplings among different spirals in these multiloop geometries was employed for capturing the frequency-dependent inductances and resistances of inductors at low frequencies. A good agreement between numerical results and measurements is obtained. It is demonstrated that a stacked multiloop spiral inductor with differential topology and PGS has a larger inductance and a higher Q-factor as compared with the same inductor without differential topology and PGS. This hybrid methodology could provide a promising technique for developing new silicon-based passive devices used in RFICs.

Index Terms—Differential topology, inductance, partial-element equivalent-circuit (PEEC) method, patterned ground shields (PGSs), Q-factor, resistance, stacked multiloop spiral inductors.

I. INTRODUCTION

In the past decade, CMOS silicon-based spiral inductors have drawn considerable attentions due to their wide applications in radio-frequency integrated circuits (RFICs). With respect to different geometries and layouts of single-spiral inductors, some frequency-dependent and frequency-independent lumped-element circuit models (LECMs) have been developed and further implemented in the design of circuits [1], [2]. For a silicon-based spiral inductor, the conductive loss of all metal tracks and the eddy-current loss in the silicon substrate [3] need to be reduced so as to increase its Q-factor. Differential spiral inductors have been successfully introduced and employed [4] to provide higher Q-factors in differential circuits.

In addition, in order to increase Q-factors, a patterned ground shield (PGS), first proposed in [5], can be implemented between the metal spiral and the silicon substrate [6]. More recently, Cheung and Long [7] studied shielding effects of different PGSs used for silicon-based monolithic microwave and millimeter-wave integrated circuits. The presence of a PGS may cause additional parasitic capacitance, resulting in the reduction of self-resonant frequency of the spiral inductor. Physically, it can be predicted that the combination of the differential topology and PGS technique may be a much better choice for enhancing the performance of most silicon-based passive devices. In circuit designs, on-chip spiral inductors with larger inductance and smaller area are always highly desired, and therefore, two- or multisprial stacked geometries may be considered [8]–[10].

In this paper, differential topology is applied to explore high-performance on-chip stacked multiloop inductors which were designed and fabricated using a 0.18-μm RF CMOS process. It is demonstrated that the differential topologies with PGS can be an efficient solution for enhancing the performance of multiloop inductors with the same structure.

II. TOPOLOGIES OF ON-CHIP STACKED MULTICOIL SPIRAL INDUCTORS

Fig. 1(a) shows the stacked one-loop circular spiral inductor represented by $S_1$. Based on $S_1$, the on-chip stacked multiloop spiral inductors can be configured. This geometry is different from that studied in [10], where the central single via is used to connect the top and bottom spirals. According to Fig. 1(a), two- and three-loop circular spiral inductors can be easily formed, as shown in Fig. 1(b)–(e), respectively. We can categorize these geometries into two groups based on the current directions in different spirals. One is the two-directional (2-D) nondifferential ($S_{2\text{-ndiff}}$ and $S_{3\text{-ndiff}}$) topologies of the single spiral, and another is 2-D differential ($S_{2\text{-diff}}$ and $S_{3\text{-diff}}$) topologies. It must be mentioned that the concept of differential here only indicates the different current flowing directions.

It is evident that the directions of the flowing current shown in Fig. 1(b) and (c) or in Fig. 1(d) and (e) are different. Such differential topology in Fig. 1(c) or (e) can provide higher $Q$-factor over a broader range of frequencies than that of its nondifferential counterpart. In these topologies, the metal track
width is $W$, track spacing is $S$, and inner radius denoted by $R$ is exactly the same. On the other hand, following the similar way as shown in Fig. 1(c) and (e), the two- and three-loop differential topologies of stacked square and octagonal spiral inductors can also be constructed, but their geometries are not shown here.

Furthermore, Fig. 2(a) and (b) shows the three-directional (3-D) nondifferential ($S_4-\text{NDIFF}$) and differential ($S_4-\text{DIFF}$) topologies of stacked four-loop spiral inductors, respectively. The top and bottom spirals are also designed to have the same inner radius ($R$) as in Fig. 1(a)–(e) earlier. The current direction shown in Fig. 2(b) is just in a reverse direction as in Fig. 2(a), and such unique differential implementation will be useful for the enhancement in its $Q$-factor, which will be demonstrated experimentally as follows. Table I lists the area information of all the inductors studied.

### III. Modeling of Multiloop Spiral Inductors

A circuit model is really necessary for us to design an inductor for specific requirements. At first, Fig. 4 shows the LECMs of the on-chip stacked one-loop spiral inductor ($S_1$) with and without a PGS, respectively. The elements $R_{s1}$, $L_{s1}$, $R_{s2}$, and $L_{s2}$ in the LECMs represent the series resistances and inductances of the top and bottom spirals [1], respectively. The mutual inductance and capacitance between the top and bottom spirals in the LECMs are denoted by $M_{12}$, $C_{\text{couple 1}}$ and $C_{\text{couple 2}}$. Usually, $C_{\text{couple 1}}$ is much smaller than $C_{\text{couple 2}}$. The mutual inductance and capacitance, which decrease with the separation $D_1$, need to be calculated numerically. The networks involving $C_{\text{ox1}}$, $R_{\text{sub1}}$, $C_{\text{PGS1}}$, and $C_{\text{PGS2}}$, and $R_{\text{sub2}}$ were implemented.

### Table I

<table>
<thead>
<tr>
<th>Area ($\text{mm} \times \text{mm}$)</th>
<th>$S_1$</th>
<th>$S_2-\text{DIFF}$</th>
<th>$S_2-\text{NDIFF}$</th>
<th>$S_4-\text{DIFF}$</th>
<th>$S_4-\text{NDIFF}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.0154</td>
<td>0.0308</td>
<td>0.0308</td>
<td>0.0616</td>
<td>0.0616</td>
</tr>
</tbody>
</table>

Fig. 3. (a) Top view of the fabricated on-chip stacked four-loop circular differential spiral inductor, where the PGS, bottom, and top spirals are placed at metal layers 1, 5, and 6, respectively. (b) Cross-sectional view of the fabricated samples with a PGS implemented.

The earlier stacked one- to four-loop spiral inductors were designed and fabricated using the 0.18-$\mu$m RF CMOS process, as shown in Fig. 3, with $R = 44 \mu$m, $W = 12 \mu$m, $S = 2 \mu$m, $t_1 = 2 \mu$m, $t_2 = 0.54 \mu$m, $D_1 = 0.9 \mu$m, $H = 6.7 \mu$m, and $D_{\text{si}} = 350 \mu$m. These topologies will suffer from both conductive and substrate losses and, in particular, at high frequencies. Therefore, a PGS, as proposed in [5], [6], and [7], was shown in Fig. 3(a) and (b), so as to reduce the silicon substrate loss. The width of all PGS metal bars ($W_p$) was designed to be the same as the bar spacing ($S_p$), i.e., $W_p = S_p = 0.4 \mu$m.
R_{PGSi} (i = 1, 2 and 3) in the LECM shown in Fig. 4 can be equivalently replaced by the networks only consisting of resistance $R'_{pi}$ and capacitance $C'_{pi}$. They are given by

$$R'_{pi} = \frac{C_{oxi}^2 R_{subi} + C_{PGSi}^2 R_{PGSi} \left[ e + (R_{PGSi} + R_{subi}) R_{subi} C_{oxi}^2 \omega^2 \right]}{a + b + C_{oxi}^2 (c + d)}$$

$$C'_{pi} = \frac{a + b + C_{oxi}^2 (c + d)}{a/C_{PGSi} + f + C_{oxi} (c + \omega R_{subi}^2 PGSi \omega^2)}$$

with

$$a = C_{PGSi}^2 \left[ 1 + (\omega C_{subi} R_{subi})^2 \right]$$

$$b = 2 C_{oxi} C_{PGSi} \left[ 1 + (C_{PGSi} + C_{subi}) C_{subi} R_{subi}^2 \omega^2 \right]$$

$$c = 1 + (2 C_{PGSi} + C_{subi}) C_{subi} R_{subi}^2 \omega^2$$

$$d = C_{PGSi}^2 \omega^2 \left[ (\omega C_{subi} R_{subi} R_{PGSi})^2 + (R_{PGSi} + R_{subi})^2 \right]$$

$$e = 1 + (2 C_{oxi} + C_{subi}) C_{subi} R_{subi}^2 \omega^2$$

$$f = C_{oxi}^2 R_{subi}^2 \omega^2 (C_{PGSi} \omega + C_{subi} C_{subi} C_{PGSi} R_{PGSi}^2 \omega^2)$$

By taking the shunt branches consisting of $C_{PGSi}$ and $R_{PGSi}$ (i = 1, 2, and 3) away in Fig. 4, the LECM of the one-loop spiral inductor ($S_1$) without PGS can be also obtained. Under such circumstances, the networks involving $C_{oxi}$, $R_{subi}$, and $C_{subi}$ are equivalently replaced by the shunt branches only consisting of resistance $R'_{bi}$ and capacitance $C'_{bi}$, and

$$R'_{bi} = \frac{R_{subi}}{1 + (\omega C_{subi} R_{subi})^2}$$

$$C'_{bi} = \frac{C_{oxi} \left[ 1 + (\omega C_{subi} R_{subi})^2 \right]}{1 + (\omega C_{subi} R_{subi})^2 + C_{oxi} C_{subi} (\omega R_{subi})^2}$$

Fig. 4 can be simplified to the top-left circuit shown in Fig. 5.
Fig. 6. Simplified \( \pi_2 \) model of the on-chip stacked two-loop spiral inductor with or without PGS.

top-left circuit is eliminated. Its following equivalent circuit is the bottom-right circuit which is transformed to a simplified \( \pi \)-type model denoted by \( \pi_1 \), and

\[
R' = \text{Re} \left\{ \frac{Z_{23}}{1 + j\omega C_{\text{couple}} Z_{23}} \right\} \tag{4a}
\]

\[
L' = \frac{1}{\omega} \text{Im} \left\{ \frac{Z_{23}}{1 + j\omega C_{\text{couple}} Z_{23}} \right\} \tag{4b}
\]

\[
R'_1 = \text{Re} \left\{ \frac{(1 + j\omega C'_{b1} R'_{b1}) Z_{12}}{1 + j\omega C'_{b1} (R'_{b1} + Z_{12})} \right\} \tag{4c}
\]

\[
\omega \text{Im} \left\{ \frac{(1 + j\omega C'_{b1} R'_{b1}) Z_{12}}{1 + j\omega C'_{b1} (R'_{b1} + Z_{12})} \right\} \tag{4d}
\]

\[
R'_2 = \text{Re} \left\{ \frac{(1 + j\omega C'_{b2} R'_{b2}) Z_{13}}{1 + j\omega C'_{b2} (R'_{b2} + Z_{13})} \right\} \tag{4e}
\]

\[
\omega \text{Im} \left\{ \frac{(1 + j\omega C'_{b2} R'_{b2}) Z_{13}}{1 + j\omega C'_{b2} (R'_{b2} + Z_{13})} \right\} \tag{4f}
\]

where \( \text{Re}\{ \} \) and \( \text{Im}\{ \} \) represent the real and imaginary parts of the variable, respectively, and

\[
Z_1 = j\omega \left( M'_{B1} - \frac{1}{\omega^2 C_{b2}(C_{p2})} \right) + R_{b2}(R_{p2}) \tag{5a}
\]

\[
Z_2 = j\omega \left( L_{s1} - M'_{B1} \right) + R_{s1} \tag{5b}
\]

\[
Z_{12} = Z_1 + Z_2 + Z_1 Z_2 / Z_3 \tag{5c}
\]

\[
Z_{23} = Z_2 + Z_3 + Z_2 Z_3 / Z_1 \tag{5d}
\]

\[
Z_{13} = Z_1 + Z_3 + Z_1 Z_3 / Z_2 \tag{5e}
\]

\[
Z_3 = \frac{j\omega (L_{s2} - M'_{B1}) + R_{s2}}{1 + j\omega C_{\text{couple}} R_{s2} - \omega^2 C_{\text{couple}} (L_{s2} - M'_{B1})} \tag{5f}
\]

The final inductance \( L \) and \( Q \)-factor of the on-chip stacked one-loop spiral inductor \( (S_1) \) can be extracted by

\[
L = \text{Im}(1/Y_{11}) / \omega \tag{6a}
\]

\[
Q = \text{Im}\{Z_{11}\} / \text{Re}\{Z_{11}\} \tag{6b}
\]

where \( Y_{11} \) and \( Z_{11} \) can be easily obtained from (5a)–(5f).

Based on the model development for the one-loop geometry, one can further construct the LECM and transform it into a simplified \( \pi \)-type model for the on-chip stacked multiloop spiral inductor. Fig. 6 shows the LECM of two-loop geometry together with its simplified \( \pi \)-type model denoted by \( \pi_2 \). In its building, the elements of \( \{R'_{b1}, \ L'_{s1}, \ C'_{11}, \ C'_{12}, \ R'_{b1}, \ \} \) and \( \{R'_{b2}, \ L'_{s2}, \ C'_{21}, \ C'_{22}, \ R'_{b2}, \ \} \) are determined according to (5a)–(5f), where we have the following conditions.

1) \( \{R'_{b1}, \ L'_{s1}\} \) and \( \{R'_{b2}, \ L'_{s2}\} \) represent the series resistances and inductances of each loop \( (S_1) \) in the \( S_{2-\text{DIFF}} \) [Fig. 1(c)], corresponding to \( \{R', \ L'\} \) in Fig. 5, respectively.

2) \( \{R'_{11}, C'_{11}, \ C'_{12}, \ C'_{13}\} \) and \( \{R'_{21}, C'_{21}, \ C'_{22}, \ C'_{23}\} \) account for the hybrid lossy effects and capacitive coupling in the double-layer substrate, corresponding to \( \{R'_1, C'_{11}, R'_2, C'_{21}\} \) in Fig. 5, respectively; \( M'_{L,R} \) and \( C'_{12} \) are added to account for the magnetic and electric couplings between two adjacent loops.

Fig. 7 shows the equivalent LECM of the on-chip stacked four-loop spiral inductor and its simplified \( \pi_4 \) model, where we have the following conditions.

1) \( \{R'_{s12}, \ L'_{s12}\} \) and \( \{R'_{s34}, L'_{s34}\} \) are obtained based on the derived \( \{R'_2, L'_3\} \) in the \( \pi_2 \) model in Fig. 6, respectively.

2) \( \{R'_{12}, C'_{11}, \ R'_{12}, C'_{12}\} \) and \( \{R'_{34}, C'_{34}, \ R'_{34}, C'_{34}\} \) are obtained according to the elements \( \{R'_{2}, C'_{2}, \ R'_{2}, C'_{2}\} \), respectively.

3) \( M'_{34} \) and \( C'_{34} \) are added to account for the magnetic and electric couplings among four loops, and their values can be only calculated numerically.
IV. NUMERICAL IMPLEMENTATION OF THE PEEC METHOD

The overall inductance of a single-spiral inductor can be determined using closed-form formula [11]. However, for the on-chip stacked one- to four-loop spiral inductors, no closed-form formulas are available to calculate their inductances or resistances, which will be calculated using the partial-element equivalent-circuit (PEEC) method [12]. The PEEC method is a numerical approach that divides metallic structures into a set of small segments and, then, solves the equation in a discrete manner. The equivalent PEEC model of two adjacent segments is shown in Fig. 8. In its implementation, some key points are explained as follows.

1) The circular spiral is treated as a regular polygon consisting of $S$ hexahedron segments with the finite thickness and the finite conductivity. In order to get the balance between numerical accuracy and computational efficiency, the maximum segment numbers ($S_{\text{max}}$) must be chosen appropriately.

2) Each quadrangle segment is divided into $T$ filaments, and each filament is turned into a branch of series interconnecting consisting of self-inductance $l_{ij}$ and self-resistance $r_{ij}$ \{i = 1, ..., $S_{\text{max}}$; j = 1, ..., $T_{\text{max}}$\}. The mutual inductances among different filaments are represented by $M_{ij}$.

3) Single inductive cell is divided into \{12, 2\} filaments, i.e., $T_{\text{max}} = 24$, which is validated as an appropriate number in the next part. The partial inductance between two hexahedral segments with an arbitrary orientation is calculated using the method as described in [13].

4) We notice that a capacitive-cell model is proposed in [14] to calculate the capacitance of some passive RF devices with finite metal thickness. Therefore, we extend it to be applicable for each segment with four surfaces. In Fig. 8, the capacitances $C_{1}$, $C_{b}$, $C_{s1}$, and $C_{s2}$ represent the top-, bottom-, and side-surface capacitances of the $i$th segment, respectively.

According to the Ohm’s law, the voltages and currents of all segments are expressed by

$$\begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_S \end{bmatrix} = \begin{bmatrix} Z_{11} & Z_{12} & \cdots & Z_{1S} \\ Z_{21} & Z_{22} & \cdots & Z_{2S} \\ \vdots & \vdots & \ddots & \vdots \\ Z_{S1} & Z_{S2} & \cdots & Z_{SS} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_S \end{bmatrix}$$

(7)

where the $T$-dimensional vector $V_i$ and $I_i$ represent the voltage and current of the filaments in the $i$th segment; $Z_{ij}$ is a $T \times T$ impedance matrix and given by

$$Z_{ij}(p, q) = \begin{cases} r_{ij}^p + j\omega l_{ij}^p, & (i = j, p = q) \\ j\omega M_{pq}^{ij}, & \text{otherwise} \end{cases} \quad (1 \leq p, q \leq T_{\text{max}}; 1 \leq i, j \leq S_{\text{max}})$$

(8)

where $r_{ij}^p$ and $l_{ij}^p$ represent the inductance and resistance of the $p$th filament in the $i$th segment, respectively; while $M_{pq}^{ij}$ stands for the mutual inductance between the $p$th filament in the $i$th
segment and the $q$th filament in the $j$th segment. Equation (7) can be converted into
\[
\begin{bmatrix}
I_1 \\
I_2 \\
I_S
\end{bmatrix} =
\begin{bmatrix}
Z_{11} & Z_{12} & \cdots & Z_{1S} \\
Z_{21} & Z_{22} & \cdots & Z_{2S} \\
\vdots & \vdots & \ddots & \vdots \\
Z_{S1} & Z_{S2} & \cdots & Z_{SS}
\end{bmatrix}^{-1}
\begin{bmatrix}
V_1 \\
V_2 \\
V_S
\end{bmatrix}
\]
\[
= \begin{bmatrix}
Y_{11} & Y_{12} & \cdots & Y_{1S} \\
Y_{21} & Y_{22} & \cdots & Y_{2S} \\
\vdots & \vdots & \ddots & \vdots \\
Y_{S1} & Y_{S2} & \cdots & Y_{SS}
\end{bmatrix}
\begin{bmatrix}
V_1 \\
V_2 \\
V_S
\end{bmatrix}
\] (9)

For each branch, we have
\[
V_i = V_i(p)
\]
\[
I_i = \sum_{p=1}^{T_{max}} I_i(p)
\] (10a)
\[
I_i = \sum_{q=1}^{T_{max}} Y_{ij}(p, q).
\] (12)

From (11), we can obtain all elements in the $[Z]$-matrix. The series resistance and inductance are thus calculated by
\[
R_s = \text{Re}\left\{\sum_{i=1}^{S_{max}} \sum_{j=1}^{S_{max}} Z_{ij}\right\}
\] (13a)
\[
L_s = \frac{1}{\omega} \text{Im}\left\{\sum_{i=1}^{S_{max}} \sum_{j=1}^{S_{max}} Z_{ij}\right\}.
\] (13b)

The mutual inductive coupling plays an important role in the enhancement of the total inductance earlier. Taking the four-loop geometry as an example, each spiral is divided into $S_{max}$ segments. Thus, the mutual inductance between spirals $p$ and $q$ ($p, q = 1, 2, 3, 4, \text{and } p \neq q$) can be calculated by
\[
M_{pq} = \frac{1}{\omega} \text{Im}\left\{\sum_{i=1}^{S_{max}} \sum_{j=1}^{S_{max}} Z_{ij}\right\}.
\] (14)

To check the effectiveness of the earlier modified PEEC method, we developed a program to compute the performance parameters of multiloop stacked spiral inductors. At first, Fig. 9 shows the comparisons between the simulated and measured inductances and $Q$-factors of the geometries in Fig. 1(a)--(e), respectively. It is shown that good agreements are obtained for these parameters. Furthermore, we have checked the convergence in the segmentation of all spirals, and Fig. 10 shows the frequency-dependent inductance of $S_{3-DIFF}$ but with different number of the filaments of $\{a, b\} = \{2, 2\}, \{4, 2\}, \{8, 2\}, \{12, 2\}, \text{and } \{14, 2\}$ in the segmentation of the spirals, respectively. It is shown that fast convergence is obtained in the computed series inductance of $S_{3-DIFF}$ as $\{a, b\}$ is increased from $\{12, 2\}$ and $\{14, 2\}$, respectively.

The current density distribution within the cross section of metal track at a given frequency can be described by a depth-dependent exponential function, which is approximated by a staircase function in the PEEC method instead. Therefore, the error between the exponential and the approximation of staircase function will be reduced. Correspondingly, the approximated current distribution will be more accurate when
more filaments segmented are meshed. In our numerical computations, we keep \( \{a, b\} = \{12, 2\} \) so as to capture frequency-dependent inductance and resistance of the multiloop stacked spiral inductors, as shown in Figs. 11–13 as follows.

Fig. 11 shows a comparison of the computed inductances and resistances as a function of frequency for the on-chip stacked one-, three-, and four-loop spiral inductors without PGS, respectively, and some phenomena can be observed.

1) The inductance increases with the loop number and so does the resistance. As expected, the inductances of the three- and four-loop geometries are three and four times larger than their one-loop counterpart.

2) Due to the skin effect, the inductance decreases with frequency slightly. However, the resistance increases with frequency significantly and, in particular, for the four-loop geometry.

3) The \( S_4^{\text{DIFF}} \) has the largest inductance among the five studied geometries, and the relative increase in inductance is defined by

\[
RE^{(L)}_{(n)\text{diff}} = \frac{(L_{\text{diff}} - L_{\text{ndiff}})}{L_{\text{ndiff}}} \times 100\% \quad (15)
\]

where \( RE^{(L)}_{(n)\text{diff}} = 8.26\% \) for \( S_3^{\text{DIFF}} \) and 9.55\% for \( S_4^{\text{DIFF}} \) at 2.85 GHz, respectively. Most of the mutual inductances between different spirals in Figs. 1 and 2 are negative in nondifferential type, such as \( M_{S1-S2} \) and \( M_{S3-S4} \); while they are positive in differential inductors, such as \( M_{S1-S2} \), \( M_{S1-S3} \), and \( M_{S1-S4} \). Although some of the mutual inductances are positive in nondifferential type and negative in differential type, the values of these inductive coupling are smaller than those dominant mutual inductances. It leads the total inductances of the differential inductors larger than those of nondifferential counterparts.
where \( R_{E} \) and \( M \) frequency for topologies of Fig. 14. Experimentally extracted equivalent inductance as a function of \( Y_{\text{ANG}} \) between the spirals will be.

inductive coupling is, the more dominant the proximity effect equivalent inductance and out so as to capture their performance parameters, with an overall metal-track length in the differential topology is nearly the same as that in its nondifferential counterpart.

Fig. 12(a) and (b) shows the computed mutual inductances between different spiral partners in \( S_{2}^{\text{DIFF}} \) and \( S_{4}^{\text{DIFF}} \), respectively, where \( M_{i,j} \) represents the mutual inductance between the spirals \( i = 1 \) and \( j = 3 \) as shown in Fig. 12. It is obvious that the mutual inductance between spirals one and two is much larger than those of other cases [Fig. 12(a)].

Fig. 13 shows the proximity effects on the frequency-dependent series resistance of single spiral denoted by Spiral 1 with neighborhoods of three spirals in Case 1 and four spirals in Case 2, respectively. The spirals are not physically connected in the inlets of Fig. 13. The arrows represent the fictitious current direction which are independent in different spirals.

It is evident that proximity effects on the series resistance cannot be excluded at high frequencies, and the relative increase in series resistance between Cases 1 and 2 is defined by

\[
R_{E} = \left( R_{\text{cas}2} - R_{\text{cas}1} \right) / R_{\text{case}1} \times 100\% \tag{16}
\]

where \( R_{E} = 9.15\% \) at \( f = 4.85 \text{ GHz} \) and \( 18.39\% \) at \( f = 10.05 \text{ GHz} \) approximately. With the increase in frequency, the proximity effect on the series resistance in Case 2 will be much more significant than that in Case 1. The main reason is that the mutual magnetic coupling between the vertically neighboring spirals is much larger than that between the laterally neighboring spirals. In Fig. 12(a), the mutual inductance between vertically neighboring spirals \( M_{S1-S2} \) is around ten times larger than those between lateral neighboring spirals, such as \( M_{S1-S4} \) and \( M_{S2-S3} \) in all frequencies. The more significant the mutual inductive coupling is, the more dominant the proximity effect will be.

V. EXPERIMENTAL RESULTS AND DISCUSSIONS

As shown in Section II, several on-chip multiloop stacked inductors with and without PGS were designed and fabricated. Measurements of their two-port S-parameters were carried out so as to capture their performance parameters, with an equivalent inductance and \( Q \)-factor extracted using (6a) and (6b), respectively. Fig. 14 shows the extracted inductance of the topologies of \( S_{4}^{\text{PGS}} \) and \( S_{4}^{\text{NPGS}} \), respectively. It is shown that the differential topology with a PGS implemented is effective for the increase in inductance. On the other hand, it is noted that its implementation will result in the decrease in self-resonance frequency of the spiral inductor slightly as a PGS will produce additional capacitive coupling between metal spirals and silicon substrate.

Table II shows the comparison of the maximum \( Q \)-factors for four pairs of nondifferential and differential topologies with and without a PGS, respectively, and the \( S_{1} \) case is also included. The relative increase in the maximum \( Q \)-factor is defined by a set of equations as follows:

\[
I_{Q}^{(\text{DIFF})} = \left[ Q_{\text{max}}^{(\text{DIFF})} - Q_{\text{max}}^{(\text{NDIFF})} \right] / Q_{\text{max}}^{(\text{NDIFF})} \times 100\% \tag{17a}
\]

\[
I_{Q}^{(\text{PGS})} = \left[ Q_{\text{max}}^{(\text{PGS})} - Q_{\text{max}}^{(\text{NPGS})} \right] / Q_{\text{max}}^{(\text{NPGS})} \times 100\%. \tag{17b}
\]

It is indicated that differential topology is also an effective way to enhance the \( Q \)-factor of a silicon-based inductor. For example, even for the case of no PGS implemented, \( I_{Q}^{(\text{DIFF})} = 3.68\% \) for \( S_{3}^{\text{DIFF}} \) as compared with its counterpart \( S_{3}^{\text{NDIFF}} \); and 12.5\% for \( S_{4}^{\text{DIFF}} \) as compared with its counterpart \( S_{4}^{\text{NDIFF}} \). Furthermore, when we have combined differential topology with a PGS, such as in \( S_{4}^{\text{PGS}} \), the enhancement in its maximum of the \( Q \)-factor is very significant, as shown in Fig. 15.

The negative effect caused by a PGS is mainly due to additional capacitive coupling. When the PGS is closer to the inductor, the loss effect is alleviated while the resonant frequency is lower. Therefore, its embedding depth in the silicon-oxide layer should be chosen appropriately.
VI. CONCLUSION

New differential multiloop topologies that feature stacked structure were proposed first. A comparative study on one- to four-loop inductors with and without PGSs were conducted in this paper. To handle these multiloop stacked configurations, LECMs were developed for enhancing our analysis. Furthermore, PEEC method was employed for predicting the frequency-dependent inductances and resistances of these inductors. Good agreements between numerical results and on-chip measurements were observed. They showed that a differential multiloop stacked spiral inductor with a PGS can increase the inductance and Q-factor significantly and only reduce self-resonant frequency slightly. Therefore, the proposed differential multiloop stacked spiral inductors are very suitable for the design of RFICs with high quality.

REFERENCES


Kai Kang received the B.Eng. degree in electrical engineering from the Northwestern Polytechnical University, Xi’an of China, in 2002 and the joint Ph.D. degree from the National University of Singapore, Singapore, and Ecole Supérieure D’Électricité, Gif-sur-Yvette, France, in 2008. Since 2003, he has been a Research Scholar with the National University of Singapore. From 2005 to 2006, he was with the Laboratoire de Génie Électrique de Paris, Paris, France. Since October 2006, he has been a Senior Research Engineer with the Institute of Microelectronics, Singapore. His research interest includes modeling of on-chip passive devices and millimeter-wave circuit design in CMOS technology.

Jun-Fa Mao (M’92–SM’98) was born in 1965. He received the B.S. degree from the University of Science and Technology of National Defense, Changsha of China, in 1985, the M.S. degree from the Shanghai Institute of Nuclear Research, Academica Sinica, Shanghai of China, in 1988, and the Ph.D. degree from Shanghai Jiao Tong University, Shanghai, China, in 1992. Since 1992, he has been a Faculty Member with the Department of Electronic Engineering, Shanghai Jiao Tong University, where he is currently a Professor. From 1994 to 1995, he was a Visiting Scholar at the Chinese University of Hong Kong, Shatin, Hong Kong. From 1995 to 1996, he was a Postdoctoral Researcher with the University of California, Berkeley. He was an Associate Dean with the School of Electronic, Information and Electrical Engineering, Shanghai Jiao Tong University, from 1999 to 2005. He was a Topic Expert of the High-Tech Program of China from 2001 to 2003. He has published more than 200 papers and a coauthored book. His research interests include the interconnect problem of high-speed integrated circuits and novel microwave components and circuits.

Dr. Mao was the recipient of the Second-World Natural Science Award of China in 2004 and the First-Class National Natural Science Award of Shanghai, in 2005. He is a Cheung Kong Scholar of the Ministry of Education, China, an Associate Director of the China Institute of Electronics on Microwave Society, and the 2007–2008 Chair of IEEE Shanghai Section. He is a Cheung Kong Scholar of the Ministry of Education, China, the Associate Chair of the Microwave Society of China, the Chair of IEEE Shanghai Subsection for 2004 and 2005, and the General Chair of Electrical Design of Advanced Packaging and Systems–2006 (EDAPS’06), technically sponsored by IEEE CPMT Subcommittee.

Y. P. Zhang received the B.E. degree in electronic engineering from the Taiyuan Polytechnic Institute, Taiyuan University of Technology, Shanxi, China, in 1982, the M.E. degree in electronic engineering from the Shanxi Mining Institute, Taiyuan University of Technology, Shanxi, in 1987, and the Ph.D. degree in electronic engineering from the Chinese University of Hong Kong, Shatin, Hong Kong, in 1995.

From 1982 to 1984, he was with the Shanxi Electronic Industry Bureau. From 1987 to 1990, he was with the Shanxi Mining Institute. From 1990 to 1992, he was with the University of Liverpool, Liverpool, U.K. From 1996 to 1997, he was with the City University of Hong Kong, Kowloon, Hong Kong. In 1996, he was a Full Professor with Taiyuan University of Technology. From 1997 to 1998, he was with the University of Hong Kong, Hong Kong. He is currently an Associate Professor and the Deputy Supervisor of the Integrated Circuits and Systems Laboratories with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore. He has broad interests in radio science and technology and published widely across seven IEEE societies. He has delivered scores of invited papers/keynote address at international scientific conferences.

Dr. Zhang was the recipient of the Sino-British Technical Collaboration Award in 1990 for his contribution to the advancement of subsurface radio science and technology. He was the recipient of the Best Paper Award from the Second IEEE International Symposium on Communication Systems, Networks and Digital Signal Processing, July 18–20, 2000, Bournemouth, U.K., and the Best Paper Prize from the Third IEEE International Workshop on Antenna Technology, March 21–23, 2007, Cambridge, U.K. He was the recipient of a William Mong Visiting Fellowship from the University of Hong Kong in 2005. He is listed in Marquis Who’s Who, Who’s Who in Science and Engineering, Cambridge IBC 2000 Outstanding Scientists of the 21st Century. He serves on the Editorial Board of the International Journal of RF and Microwave Computer-Aided Engineering and was a Guest Editor of the journal for the Special Issue RF and Microwave Subsystem Modules for Wireless Communications. He also serves as an Associate Editor of the International Journal of Microwave Science and Technology and an Associate Editor of the International Journal of Electromagnetic Waves and Applications. Furthermore, he serves on the Editorial Boards of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES and IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS.