<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Utilizing reverse short-channel effect for optimal subthreshold circuit design.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Kim, Tony Tae-Hyoung; Keane, John.; Eom, Hanyong.; Kim, Chris H.</td>
</tr>
<tr>
<td><strong>Date</strong></td>
<td>2007</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10220/6341">http://hdl.handle.net/10220/6341</a></td>
</tr>
</tbody>
</table>

© 2007 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design

Tae-Hyoung Kim, Student Member, IEEE, John Keane, Member, IEEE, Hanyong Eom, and Chris H. Kim, Member, IEEE

Abstract—The impact of the reverse short-channel effect (RSCE) on device current is stronger in the subthreshold region due to reduced drain-induced barrier lowering (DIBL) and the exponential dependency of current on threshold voltage. This paper describes a device-size optimization method for subthreshold circuits utilizing RSCE to achieve high drive current, low device capacitance, less sensitivity to random dopant fluctuations, better subthreshold swing, and improved energy dissipation. Simulation results using ISCAS benchmark circuits show that the critical path delay, power consumption, and energy consumption can be improved by up to 10.4%, 34.4%, and 41.2%, respectively.

Index Terms—Circuit optimization, process variation, reverse short-channel effect (RSCE), subthreshold operation.

I. INTRODUCTION

E MERGING ultralow-power applications such as portable devices, medical instruments, and wireless sensor networks demand extremely low supply voltages in order to meet stringent power budgets. Subthreshold circuits, which operate at supply voltages lower than the threshold voltage ($V_{th}$), are considered to be promising candidates for ultralow-power systems where operating speed is not the primary design concern. Recently, a significant amount of research has been done dealing with subthreshold circuits. Soeleman et al. analyzed various logic styles for subthreshold operation [1]. The impact of PVT variations on subthreshold circuits was investigated in [2] and [3]. Circuits such as analog voltage references, subthreshold SRAMs, tiny-XOR circuits, and adaptive filters for hearing-aid applications have been demonstrated [4]–[8]. New transistor scaling trends specifically for subthreshold circuits have been suggested in [9].

Short-channel devices have been optimized for regular superthreshold circuits to meet various device objectives such as high mobility, reduced drain-induced barrier lowering (DIBL), low leakage current, and minimal $V_{th}$ roll-off. However, a transistor that is optimized for superthreshold logic may not be optimal for achieving high performance and low power in the subthreshold region where effects such as DIBL, $V_{th}$ roll-off, and electron/hole tunneling are much less significant. For example, the reduced DIBL effect in the subthreshold region, due to the low drain voltages, can eliminate the need for high doping in the channel which was traditionally used to overcome the short-channel effect (SCE) [10]. Although it would be ideal to have a dedicated process technology optimized for subthreshold circuits, mainstream CMOS technology will continue to scale aiming at optimal performance in conventional superthreshold circuits. In order to design optimal subthreshold circuits using CMOS devices that are targeted for superthreshold operation, it is crucial to develop techniques that can utilize the side effects that appear in this new regime. The main contribution of this paper is utilizing one such mechanism—the pronounced reverse SCE (RSCE)—to achieve optimal performance in subthreshold circuits.

SCE (or $V_{th}$ roll-off) is an undesirable phenomenon in short-channel devices where $V_{th}$ decreases as the channel length is reduced. Variation in critical device dimensions translates into a larger variation in the threshold voltage as SCE worsens with increasing DIBL [11]. Typically, nonuniform HALO doping is used to mitigate this problem by making the depletion widths narrow and hence reducing the DIBL effect [10]. As a byproduct of HALO, a short-channel device shows RSCE behavior where the $V_{th}$ decreases as the channel length is increased [12], [13]. In subthreshold circuits, the SCE mechanism is not as strong as in superthreshold circuits because the drain-to-source voltage is very small. On the other hand, RSCE is still significant enough to affect the subthreshold performance. Moreover, current becomes an exponential function of $V_{th}$ in this regime, which makes it possible to use longer channel-length devices that utilize RSCE for improving drive current. Unlike the case in superthreshold circuits, using a longer channel length in subthreshold does not have a significant impact on the load capacitance. This is due to the reduced depletion capacitance under the gate.

This paper describes a sizing method that utilizes RSCE to improve performance and power consumption in subthreshold circuits. In Section II, we will illustrate general transistor sizing considerations for subthreshold circuits. Section III describes the proposed method utilizing the RSCE to improve drive current, capacitance, process variation, subthreshold swing, and improved energy dissipation. Experimental results on a simple chain of gates as well as ISCAS benchmark circuits are presented in Section IV. Finally, we draw our conclusions in Section V.

II. GATE-SIZING CONSIDERATIONS FOR SUBTHRESHOLD CIRCUITS

Conventional superthreshold logics require special modifications in order to achieve optimal performance and power consumption in subthreshold operation. For example, the pMOS-to-nMOS width ratio (PN ratio) and stacked device sizing need to be reevaluated for subthreshold operating voltages [14]. The optimal PN ratio for equal current drivability of pMOS and nMOS is roughly 2.5 in superthreshold logics, which comes from the
mobility and threshold voltage difference. This ratio changes in the subthreshold region because the weak-inversion current is an exponential function of threshold voltage, which differs in pMOS and nMOS devices. The weak-inversion current is also a function of the subthreshold slope and is significantly affected by other secondary effects such as the narrow width effect, SCE, and RSCE. Fig. 1 shows the optimal PN ratio at different supply voltages. The significant reduction in the optimal PN ratio with a lower supply voltage can be attributed to the difference in $V_{th}$ and subthreshold slope. The mobility difference between electrons and holes remains the same as in the superthreshold region. Selection of the proper effective width of stacked transistors is also crucial for achieving optimal performance. The effective width of a transistor in a stack of $n$ devices is roughly $1/n$ in the strong-inversion region. This means that, in order for an $n$-stack to conduct the same amount of current as a single transistor, the devices in the stack must each be sized up by a factor of $n$. Simulation results indicate that stacks need to be sized up by a larger amount in the subthreshold region due to the weak stack currents. For example, a single-unit nMOS transistor is equivalent to a two-stack with transistor widths of 2.259 at 0.2 V, 2.413 at 0.3 V, and 1.6 at 1.2 V in the 0.13-μm process technology used here. Consequently, the sizing methods that were used to obtain maximum performance in the superthreshold region must be reformulated in the subthreshold region due to these different device characteristics.

Previous sizing methods for subthreshold logics were based on the traditional assumption that the minimum channel length is still optimal for speed and power. This is true in the superthreshold region, but it does not hold true in subthreshold logic since a device with a longer channel length and a fixed channel width can have higher on-current due to RSCE. The PN ratio will also have to be adjusted when we change the device channel lengths due to its dependency on nMOS and pMOS threshold voltages, which shift with those lengths. Therefore, a new sizing method suitable for subthreshold circuits which considers the impact of RSCE on drive current, device capacitance, and subthreshold slope is indispensable.

III. PROPOSED TRANSISTOR-SIZING METHOD UTILIZING RSCE

A. RSCE

Fig. 2 (top) shows the threshold voltages as a function of channel length at $V_{DD} = 1.2$ V and $V_{DD} = 0.2$ V. In the superthreshold region (1.2 V), a strong $V_{th}$ roll-off behavior is observed at the minimum channel length due to the high DIBL effect (point A in Fig. 2). To compensate for the worsening $V_{th}$ roll-off caused by DIBL in small dimensions, nonuniform p+ doping in the source–body and drain–body boundaries, called HALO implants, are used. These regions reduce the amount of control the drain has over the channel by making the depletion layer width narrow. HALO implants can also suppress the body punchthrough [10], [15]. However, as a byproduct of using those implants, the threshold voltage decreases as the channel length increases. This phenomenon is known as the RSCE [12], [13]. The larger distance between the highly doped HALO regions in longer channel devices decreases the surface doping level across the channel, which in turn causes the threshold voltage to decrease.

Fig. 3 (top) illustrates this trend by showing the effective surface doping across the channel in the longitudinal direction. RSCE becomes more significant with process scaling due to the higher HALO doping.
required to negate the aggravating $V_{th}$ roll-off as shown in Fig. 2 (bottom). The combination of SCE and RSCE causes the $V_{th}$ to peak at a channel length slightly longer than the minimum value in superthreshold devices. RSCE is not a major concern in conventional superthreshold designs since SCE is dominant in minimum channel-length devices in that region. However, in the subthreshold region, only the RSCE effect is present due to the significantly reduced DIBL [10]. This causes the $V_{th}$ to decrease monotonically and operating current to increase exponentially, with longer channel length.

### B. Optimal Channel Length for Maximum Current Per Width

As the $V_{th}$ behavior changes significantly in the subthreshold region, the optimal channel length yielding maximum current-per-width changes accordingly. This is illustrated in Fig. 4, where $V_{th}$ and current per width are plotted versus channel length in the subthreshold and superthreshold regions. Maximum current per width is obtained at the minimum channel length ($0.12 \mu m$) for $V_{DD} = 1.2$ V because the effect of maximized $W/L$ is stronger than that of reduced threshold voltage on the current. However, the optimal channel length for an nMOS at $V_{DD} = 0.2$ V increases to 0.55 $\mu m$ since the lower $V_{th}$ caused by RSCE provides an exponential increase in current [see Fig. 4(a)]. Current is also proportional to $W/L$, which makes it eventually decrease at channel lengths longer than the optimal. In this process technology, only nMOS device lengths are adjusted to utilize RSCE. The nMOS threshold voltage is reduced by 45% when changing the channel length from 0.12 to 0.55 $\mu m$. However, RSCE in pMOS devices is not strong enough in the given technology to provide current gain by increasing channel length, as can be seen in Fig. 4(b). The pMOS threshold voltage is reduced by only 23% which is around 50% of the nMOS threshold voltage change when applying the same channel-length change. The effectiveness of our proposed sizing scheme depends on how strong the RSCE is. pMOS devices can also utilize the pronounced RSCE in future scaled process technologies where stronger RSCE effect is observed, as shown in Fig. 2 (bottom) [16].

Here, we will derive the optimal channel length for maximum current per width in the subthreshold region. The RSCE-affected threshold voltage can be expressed as

$$V_{th} = V_{th0} + K_1 \left( \sqrt{1 + \frac{K_2}{L_{eff}}} - 1 \right) \Phi_s$$  \hspace{1cm} (1)

where $V_{th0}$ is the zero-bias threshold voltage of a long channel device, $K_1$ and $K_2$ are technology parameters that are positive numbers, $L_{eff}$ is the effective channel length, and $\Phi_s$ is the surface potential. The DIBL effect is omitted because its effect is negligible in the subthreshold region. Body effect is ignored for simplicity. The optimal channel length can be obtained by taking the derivative of the current equation

$$I_D = I_{D0} e^{\frac{V_{th} - V_{th0}}{mV_t}} \left( 1 - e^{-\frac{V_{th}}{mV_t}} \right)$$ \hspace{1cm} (2)

$$\frac{\partial I_D}{\partial L_{eff}} = 0,$$ \hspace{1cm} (3)

Here, $m$ is a technology parameter and $V_t$ is the thermal voltage. By solving (3), we can derive the optimal channel length for maximum current per width as

$$L_{eff}^2 + K_2 L_{eff} + K_3 = 0$$ \hspace{1cm} (4)

$$L_{eff} = \frac{-K_2 + \sqrt{K_2^2 - 4K_3}}{2}$$ \hspace{1cm} \hspace{1cm} (5)

$$K_3 = \frac{K_1^2 \Phi_s}{m^2 V_t} K_2.$$ \hspace{1cm} (6)

The optimal channel length calculated using the analytical expression in (5) is 0.58 $\mu m$, which is very close to 0.55 $\mu m$ from simulation. We can also compare the current at the optimal channel length given by (5) with that at minimum channel length for validation. The maximum current per width is 2.5 times larger than that at the minimum channel length in this process technology. However, using a longer channel length can have a negative impact on device capacitance, which can affect
the \( CV/I \) delay. In Section III-C, we derive the optimal channel length for maximum performance considering the RSCE and device capacitance behavior in the subthreshold region.

C. Optimal Channel Length for Maximum Performance

We have shown that, for subthreshold circuits, the maximum current can be obtained at a channel length that is significantly longer than the minimum defined by the technology node. This phenomenon is attributed to the effect of RSCE on threshold voltage and current. Another factor to consider when increasing the channel length for optimal subthreshold sizing is the increase in device capacitance. Delay and power consumption increases linearly with capacitance. Fig. 5 shows the different components of device capacitance in the subthreshold region. Each component can be described as follows:

\[
\begin{align*}
C_{DEP} &= \frac{\varepsilon_{ox}}{W_{DEP}} \\
C_{OX} &= \frac{\varepsilon_{ox}}{t_{ox}} \\
C_{GD} &= C_{GS} = W_{COV} \\
C_J &= WC_{OV} + (2W + L_J)C_{JSW}
\end{align*}
\] (7)

(8)

(9)

where \( W_{DEP} \) is the depletion width, \( t_{ox} \) is the oxide thickness, \( W \) is the device width, \( C_{OV} \) is the overlap capacitance per width, \( C_J \) is the junction capacitance per width, \( L_J \) is junction length, and \( C_{JSW} \) is the junction sidewall capacitance.

In order to illustrate the effectiveness of increasing the channel length, the capacitances of a transistor having a constant current is plotted versus channel length in Fig. 6. Note that the device width can be reduced as the channel length is increased since RSCE lowers the \( V_{th} \), and exponentially increases the device current. This was not the case for superthreshold circuits, where the decrease in \( W/L \) had a larger impact on current than the reduction in \( V_{th} \) due to RSCE. Increasing the channel length alone has no effect on junction capacitance \( (C_J) \) because \( C_J \) is only proportional to device width. However, since the device width is reduced simultaneously for constant current, the junction capacitance also goes down with a longer channel length, as shown in Fig. 6. Simulation results showed that the junction capacitance can be reduced by 50%. The increase in gate capacitance \( (C_G) \) is moderate between channel lengths of 0.12 and 0.36 \( \mu m \) for two reasons. First, the reduction in width makes the increase in gate area smaller. In this design, the gate area is increased by 50%. Second, the RSCE associated with longer channel length makes the depletion capacitance \( (C_{DEP}) \) smaller since the depletion layer width under gate increases as the channel length increases, which is shown in Fig. 3 (bottom).

At channel lengths longer than 0.36 \( \mu m \), however, \( C_G \) increases rapidly since the RSCE becomes weaker, and gate area is increased to drive the same current. As a result, there exists a minimum point in total capacitance for iso-current at a channel length of 0.36 \( \mu m \). By using this optimal channel length, we can reduce delay and power consumption and therefore obtain maximum performance in subthreshold circuits.

D. Effect of Supply Voltage on Optimal Channel Length for Maximum Current Per Width

The drive current in the subthreshold region is an exponential function of the supply voltage and threshold voltage. This is not the case in the moderate and strong-inversion regions where the current is governed by different equations. As can be seen in (5), optimal channel length for maximum current per width is independent of supply voltage in the subthreshold region. It is a function only of process parameters. However, in the strong-inversion region, the gain in current obtained by utilizing the RSCE becomes smaller due to the reduced impact of \( V_{th} \) on current and the larger increase in device capacitance. As a result, the minimum channel length becomes the optimal channel length. This can be shown analytically as follows.

Current in strong-inversion can be modeled as

\[
I_{D,STRONG} = K \frac{W}{L_{eff}} (V_{GS} - V_{th})^\alpha
\] (10)

where \( \alpha \) and \( K \) are technology parameters, \( V_{GS} \) is the gate-to-source voltage, and \( V_{th} \) is the threshold voltage. Note that \( V_{th} \) is also a function of \( L_{eff} \) [see (1)]. In short-channel devices, \( \alpha \) is between 1 and 1.5. Using (1), the derivative of the device current with respect to the channel length can be expressed as

\[
\frac{\partial I_{D,STRONG}}{\partial L_{eff}} = \frac{\partial}{\partial \left[ \frac{KW}{L_{eff}} (V_{GS} - V_{th})^\alpha \right]}^{\alpha} \frac{\partial L_{eff}}{\partial L_{eff}} = KW \frac{\partial}{\partial \left[ \frac{V_{GS} - V_{th}^\alpha}{V_{GS} - V_{th}^\alpha} \right]} \frac{L_{eff}}{\partial L_{eff}}
\]

\[
= C_1 \left[ -\frac{C_2 L_{eff}}{\sqrt{1 + \frac{C_2 L_{eff}^2}{K^2}} - (V_{GS} - V_{th})} \right]
\] (11)
where $C_1$ and $C_2$ are positive constants. $K_2$ was given in (1) as a positive constant and, since $V_{gs} - V_{th}$ is also positive, the following inequality holds true:

\[
\frac{\partial I_{D,STRONG}}{\partial L_{eff}} < 0. \tag{12}
\]

Therefore, $I_{D,STRONG}$ decreases monotonically as the channel length increases for a fixed channel width. Since the SCE was omitted in (1), it is important to note that the above derivation is only applicable for longer channel lengths where RSCE is dominant over SCE. However, it is trivial to show that a shorter channel length gives a higher current for channel lengths where SCE is stronger than RSCE: a lower $V_{th}$ and a higher $W/L$ ratio at a shorter channel length together increases the device current. Hence, we can conclude that, even with a strong RSCE, the minimum channel length is optimal for maximum current in the superthreshold region.

Fig. 7 shows simulation results on the optimal channel length for different supply voltages. Three different regions can be observed. In the subthreshold and strong-inversion regions, the optimal channel length does not depend strongly on the supply voltage, as was expected from our derivations. Therefore, we can use the optimal channel length obtained from (5) which is independent of supply voltage in the deep subthreshold region. In the moderate-inversion region, however, the optimal channel length varies depending on the supply voltage. For the 0.13-$\mu$m process technology used in this study, the optimal channel lengths in the subthreshold and superthreshold region are 0.55 and 0.12 $\mu$m, respectively.

### E. Impact of Process Variation

Random dopant fluctuation (RDF) causes random parameter mismatches even between devices with identical layout in close proximity. The standard deviation ($\sigma$) of the threshold voltage distribution caused by RDF is proportional to $(WL)^{-1/2}$. Using the proposed sizing method, the sample gate area for optimal performance increases from 0.24 $\mu$m$^2$ ($= 2 \mu$m x 0.12 $\mu$m) to 0.35 $\mu$m$^2$ ($= 0.98 \mu$m x 0.36 $\mu$m) with identical current drivability and reduced device capacitance, as shown in Fig. 6. This interesting characteristic leads to less threshold voltage variations for the proposed sizing scheme. To verify this, statistical studies were carried out using Monte Carlo simulation. Fig. 8 shows the delay and power consumption distribution of a static inverter chain designed using the proposed and conventional scheme. The four-stage inverter chains are simulated at room temperature with the input switching at 100 MHz. A supply voltage of 0.2 V was used. Delays of the third-stage inverters were measured. Power consumption was measured for the cycle time of the inverter chain implemented using the conventional sizing scheme and includes both the active and static leakage power components. The $\sigma/\mu$ ratios of the delay and power consumption distributions are reduced by 37.5% and 70%, respectively, resulting in a squeezed distribution for the proposed sizing scheme. Simulation results show a 13% improvement in average delay while simultaneously achieving a 31% reduction in average power dissipation.

### F. Subthreshold Swing and Ion-to-Ioff Ratio

Subthreshold swing ($S$) is a critical parameter that determines the relationship between subthreshold current and the gate voltage. It is defined as the amount of $V_{gs}$ required to change the subthreshold current by an order of magnitude. $S$ has generally been considered to be a process-dependent parameter. A small $S$ is preferred in order to achieve higher on-current for a given off-current value. Our proposed sizing scheme utilizes a longer channel length which reduces $S$ and therefore improves the Ion-to-Ioff ratio.

The subthreshold swing can be represented as

\[
S = \frac{kT}{q} \ln 10 \text{ (mV/dec)} \tag{13}
\]

where

\[
\begin{align*}
\frac{m}{1} + \frac{C_{DEP}}{C_{OX}} = \frac{\varepsilon_{ox}}{\varepsilon_{ox}} - \frac{t_{OX}}{t_{OX}} \\
C_{DEP} = \frac{\varepsilon_{si}}{W_{DEP}}
\end{align*} \tag{14}
\]

and $kT/q$ is the thermal voltage.

As we explained in Section III-C, RSCE increases the depletion width underneath the channel and lowers the depletion capacitance $C_{DEP}$ for long-channel devices. This alters the value of $m$ in (14) and reduces $S$. $I-V$ characteristics of a conventional minimum channel device and an optimal longer channel device are shown in Fig. 9. The subthreshold swing of the proposed method is 71 mV/dec, which is 16 mV lower than that of the conventional minimum channel device. The improved subthreshold slope reduces the off-current by 30% for the same on-current.

Improved Ion-to-Ioff ratio can be achieved by the reduced $S$. Ion-to-Ioff ratio is a critical factor in subthreshold digital circuits and subthreshold SRAMs [5]. The inherently small Ion-to-Ioff ratio limits the number of transistors connected per node. Fig. 10 shows the Ion-to-Ioff ratio for the conventional and proposed scheme at different supply voltages. At 0.2 V, the Ion-to-Ioff ratio was 484 for the proposed scheme, which is a 2.5 times improvement over the conventional minimum channel device.
is the activity factor, \( \tau \) in (15).

and \( \mu \) is the propagation delay. At a

is a technology-related constant, accordingly. The proposed scheme, on the other hand, reduces the

circuits can be widely applied. In the superthreshold region, using

struments, and wireless sensor networks where subthreshold cir-

ical metric in applications such as portable devices, medical in-

energy consumption is achieved. Energy consumed in the

cause a smaller device width can be used for the same current

junction capacitance without deteriorating the performance be-

cause a smaller device width can be used for the same current drivability. Since we obtain a reduction in both delay and power consumption using the proposed scheme, a large improvement in energy consumption is achieved. Energy consumed in the subthreshold region can be expressed as

\[
E_{\text{SWITCHING}} = \alpha \cdot C \cdot VDD^2
\]

\[
E_{\text{LEAK}} = VDD \cdot I_{\text{LEAK}} \cdot t_d
\]

\[
= \beta \cdot VDD \cdot C e^{\frac{-Vth}{VDD - VDD - Vth}}
\]

\[
= \beta \cdot C \cdot VDD^2 e^{-\frac{VPP}{VDD}}
\]

\[
\therefore E_{\text{TOTAL}} = E_{\text{SWITCHING}} + E_{\text{LEAK}}
\]

\[
= \alpha \cdot C \cdot VDD^2 + \beta \cdot C \cdot VDD^2 \cdot e^{\frac{-VPP}{VDD}}
\]

(15)

where \( \alpha \) is the activity factor, \( \beta \) is a technology-related constant, \( C \) is the switching capacitance, \( VDD \) is the supply voltage, \( I_{\text{LEAK}} \) is the leakage current, and \( t_d \) is the propagation delay. At a fixed supply voltage, the total energy is a function of device capacitance. The proposed scheme reduces both \( C \) and \( t_d \) in (15). Simulations using ISCAS benchmark circuits show an energy reduction as large as 41.2%.

IV. EXPERIMENTAL RESULTS

A delay chain composed of inverters, two-input NANDs and two-input NORs was used in simulations to verify the effectiveness of the proposed sizing scheme. For accurate SPICE simulations, a postlayout netlist was extracted including the RC parasitics. The layout of the sample delay chain is shown in Fig. 11. The conventionally sized gates have a taller layout than the gates sized using the proposed scheme. This is due to the fact that “fat” devices in the proposed scheme have longer channel lengths and narrower widths. As mentioned in Section III-B, minimum channel length is used for the pMOS devices since the strength of RSCE was not sufficiently pronounced to provide current gain at a longer channel length for those transistors in this particular technology. In future technology nodes where RSCE is severe in both pMOS and nMOS devices [16], our proposed sizing scheme can be applied in general subthreshold circuit design. The layout area of the proposed scheme is 18% smaller compared with that using
conventional sizing in this delay chain. Fig. 12 shows simulated waveforms of the simple logic chain using corner parameters. It can be seen that the delay variation of the proposed scheme is 38.7% smaller than that of the conventional method. The reduction in power dissipation is shown in Fig. 13 for each process corner. The power savings range from 10% to 39%, mainly depending on the current of the conventional scheme which is sensitive to process variations.

We tested our sizing method in more general logic paths by synthesizing a number of ISCAS benchmark circuits, as well as different component circuits used in that suite. Two cell libraries were created; a conventional library optimized for superthreshold operation and a new library based on our proposed sizing scheme. Each library contains inverters, two-input NANDs, and two-input NORs. Digital logic gates in the conventional library use the minimum channel length of 0.12 \( \mu \)m in this process technology. The proposed library uses the optimized channel length of 0.36 \( \mu \)m for nMOS devices and 0.12 \( \mu \)m for pMOS devices. Critical path delays, power consumption, and energy consumption obtained from HSPICE simulations are compared in Tables I–III. Increasing the number of switching internal nodes and activity rate will result in more dynamic power savings compared with the leakage power savings. In this simulation, internal nodes which are connected to the switching input signal contribute dynamic power savings and the static nodes contribute to leakage saving. Improvements in delay range from 7.8% to 10.4% depending on the type of logics used in the critical path. In addition, a simultaneous power reduction of 8.4% to 34.4% is achieved with the proposed scheme. As a result, reductions of energy ranging from 12.4% to 41.2% are obtained. Finally, the effect of activity rate on power savings is shown in Fig. 14 for the four-stage inverter chains used in Section III-E. The proposed sizing scheme reduces the leakage power and dynamic power simultaneously. Leakage power reduction from the improved subthreshold slope is larger than the dynamic power reduction. Therefore, as the activity rate decreases, the power savings improves and

![Fig. 11. Layout comparison for basic logic gates and sample delay chain.](image1)

![Fig. 12. Simulation waveforms using corner parameters showing improved tolerance to process variation using proposed scheme.](image2)

![Fig. 13. Comparison of average power for corner parameters.](image3)
converges to the leakage power savings, as can be seen in Fig. 14.

V. CONCLUSION

As process technologies are scaled down, RSCE becomes stronger due to the increased HALO doping. RSCE is not a major concern in superthreshold designs since it does not affect the electrostatics of minimum channel length devices which are optimal for high performance and low power. Rather, DIBL and $V_{th}$ roll-off were the main considerations for minimum channel length devices. However, in the subthreshold region, where DIBL is reduced and current depends exponentially on threshold voltage, RSCE must be considered for optimal device sizing. In this study, we show that using minimum channel length is not optimal for subthreshold circuits in the process technologies where strong RSCE effect can be observed. We propose a novel device-size optimization scheme which can achieve high drive current, low device capacitance, and high Ion-to-Ioff ratio by utilizing the RSCE. Circuits using the proposed sizing scheme are more robust against RDF because of the increased gate area at the optimal performance point. The proposed sizing scheme reduces delay and power dissipation simultaneously, which is not possible using conventional sizing schemes. As a result, a significant improvement in energy is obtained. Average delay in ISCAS benchmark circuits was improved by 13% while average power dissipation and energy dissipation were reduced by 31% and 40%, respectively. The proposed scheme also offers a tighter delay and power consumption distribution by improving the $\sigma/\mu$ ratios by 37.5% and 70%, respectively.

REFERENCES


Tae-Hyoung Kim (S’06) received the B.S. and M.S. degrees in electrical engineering from Korea University, Seoul, Korea, in 1999 and 2001, respectively. He is currently working toward the Ph.D. degree at the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis.

In 2001, he joined the Device Solution Network Division, Samsung Electronics, Yong-in, Korea. From 2001 to 2005, he performed research on the design of high-speed SRAM memories. His research interests include low-power and high-performance VLSI circuit design in nanoscale technologies.

Mr. Kim was the recipient of the Silver Prize and Honor Prize at the 5th and 7th Humantec Thesis Contests held by Samsung Electronics, Korea, in 1999 and 2001, respectively, and he was the co-recipient of the 2005 ETRI Journal Paper of the Year Award.

John Keane (M’06) received the B.S. degree (with highest honors) in computer engineering from the University of Notre Dame, South Bend, IN, in 2003, and the M.S. degree in electrical engineering from the University of Minnesota, Minneapolis, in 2005. He has completed numerous internships with companies including Seagate and IBM, including a six-month assignment with IBM Research, Austin, TX. He received a Graduate School Fellowship from the University of Minnesota Graduate School in 2003. He is a coauthor of over half a dozen journal and conference papers. His current research interests include on-chip CMOS sensors for variation and reliability monitoring and low-power circuit design.
**Hanyong Eom** received the B.S. degree in electrical engineering from the Seoul National University, Seoul, Korea, in 2002. He is currently working toward the M.S. degree in electrical engineering at the University of Minnesota, Minneapolis.

From 2002 to 2005, he was with Samsung Electronics Company, Korea, as a VLSI Design Engineer, where he was involved with designing modem chipsets for GSM. His current research interests include on-chip communication transceiver design and power-supply noise detection.

**Chris H. Kim** (M’04) received the B.S. degree in electrical engineering and the M.S. degree in biomedical engineering from Seoul National University, Seoul, Korea, in 1998 and 2000, respectively, and the Ph.D. degree in electrical and computer engineering from Purdue University, West Lafayette, IN. After a short stint with the Intel Circuit Research Laboratory, he joined the Department of Electrical and Computer Engineering, of Minnesota, Minneapolis, in 2004. He is a coauthor of over 40 journal and conference papers and serves as a technical program committee member for ISLPED, ASSCC, ICCAD, ISQED, and ICICDT. His current research interests include theoretical and experimental aspects of VLSI circuit design in nanoscale technologies.

Dr. Kim was the recipient of the 2006 IBM Faculty Partnership Award, the 2005 IEEE Circuits and Systems Society Outstanding Young Author Award, the 2005 ISLPED Low Power Design Contest Award, the 2003 Intel Ph.D. Fellowship Award, the 2001 Magoon’s Award for Excellence in Teaching, and the Best Paper Award at the 1999 IEEE-EMBS APBME.