<table>
<thead>
<tr>
<th>Title</th>
<th>An area efficient high turn ratio monolithic transformer for silicon RFIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Lim, Chee Chong; Yeo, Kiat Seng; Chew, Kok Wai Johnny; Lim, Suh Fei; Boon, Chirn Chye; Qiu, Ping; Do, Manh Anh; Chan, Lap</td>
</tr>
<tr>
<td>Date</td>
<td>2008</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/6381">http://hdl.handle.net/10220/6381</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. <a href="http://www.ieee.org/portal/site">http://www.ieee.org/portal/site</a> This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.</td>
</tr>
</tbody>
</table>
An Area Efficient High Turn Ratio Monolithic Transformer for Silicon RFIC

Chee Chong Lim\textsuperscript{1,2}, Kiat Seng Yeo\textsuperscript{1}, Kok Wai Chew\textsuperscript{2}, Suh Fei Lim\textsuperscript{2}, Chirn Chye Boon\textsuperscript{1}, Qiu-ping\textsuperscript{1,2}, Manh Anh Do\textsuperscript{1} and Lap Chan\textsuperscript{2}

\textsuperscript{1}Nanyang Technological University, Singapore, 639798, \textsuperscript{2}Chartered Semiconductor Manufacturing, Singapore, 60 Woodlands Industrial Park D Street 2, 738406

Abstract — A novel way of manufacturing an on-chip transformer that produces high inductance ratio ($L_{\text{sec}}/L_{\text{pri}} > 30$) with excellent area efficiency is presented. This technique uses an electrical all-round coupling effect of a conductor A (Primary Coil), having large effective width, and a densely routed conductor B (Secondary Coil). Thus, a high turn ratio monolithic transformer, using minimum die size, is realizable on silicon. The coil having the dense routing can also be doubled up as a monolithic RF choke on silicon. In this work, area efficiency is compared between various type of existing transformer structures (i.e. Interleaved and Stacked transformer), based on unit inductance. The method presented is fully compatible to all the foundry standard CMOS processes.

Index Terms — High Turn Ratio transformer, Coupling coefficient, Interleaved transformer, Stacked transformer, Inductance Ratio, RFCMOS, Vertical Deck, SoC.

I. INTRODUCTION

The high demand for System-on-Chip on silicon, promotes the interest of integrating the on-chip transformers for RFCMOS applications. Due to the physical isolation property, transformers are profitably exploited in low-power circuits for impedance matching to achieve maximum power transfer, voltage step-up or step-down, low-noise feedback and DC isolation of two circuits while maintaining AC continuity\cite{1}-\cite{3}. In recent years, on-chip transformers have become a spotlight in high frequency applications. This is mainly because many RFIC designers started to introduce transformer as part of the RF fundamental circuitry (i.e. VCO, PAs etc) \cite{4}-\cite{6}. Majority of the work done has shown significant improvement in circuit performance than that of a non-transformer integrated design. In general, the key advantage of using transformer is the ability to reduce the large silicon area consumption by as high as 50\%. This reduction has become a figure-of-merit, as silicon area is a limiting factor in current and future RFIC design.

Commonly, there are two main types of transformer configuration (i.e., interleaved and stacked transformer) widely used. In general, the inductance ratio of the existing monolithic transformers is usually limited to $< 10$ as the silicon area required is too large for SoC applications. The needs for high inductive devices have been identified in tuned amplifiers and mixers with high intermediate frequencies (IFs). In these applications, high equivalent parallel resistance is required to achieve high conversion gain. The equivalent parallel resistance is governed by the product of Q-factor and inductance value ($R_p = Q * \omega L$), the Q-factor of the on-chip inductor is generally not $> 10$. Thus, maximizing the inductance value is a common practice for high conversion gain design. Alireza et. al has proposed a technique to create high inductance inductor and transformer\cite{7}. However, the unit inductance ($\phi H/\mu m^2$) of the reported transformer design is not as efficient as its inductor design, it is because the primary winding is inserted in-between the secondary winding, which degrades the secondary coil’s intensive self-inductance effect.

In this work, a novel monolithic high turn ratio transformer is proposed. The proposed design demonstrates excellent performance in terms of area efficiency, coil impedance and inductance ratio. The design is able to achieve a large dynamic range of inductance ratio (as high as $> 30$), through simple design manipulation. This dedicated option offers high degree of selectivity that is important for customized RFIC designs. The paper is organized in the following four sections. In Section II, the detail introduction for the proposed design is discussed. In Section III, the measured device parameters are presented and discussed. The device reported is fabricated based on Chartered Semiconductor Manufacturing’s 0.13$\mu$m technology node. Finally, the conclusion is drawn in Section IV.

II. HIGH TURN RATIO TRANSFORMER

A. Description

The proposed high turn ratio transformer has its concept evolved from a bundle cable as shown in Fig. 1. The primary coil of the proposed design forms the external conductor (A) that encloses the internal conductor (secondary coil, B) entirely. This enclosure method is expected to enhance the electrical coupling factor significantly. The proposed structure consists of two main components (i.e. Primary and Secondary) as depicted in Fig. 2.
The primary component employs the inter-coil connection (ICC) that aims to reduce the winding effective inductance and resistance value. The design is not restricted by the number of ICs used. (i.e. this proposed design uses 16 ICs but the designer can opt to increase the number of ICs to further lower the coil resistance or reduce the number of ICs for simplicity.) In fact, a coil with physically wide width is an ideal implementation for this concept. However, the large metal layer coverage will translate to manufacturing Chemical Mechanical Polishing (CMP) dishing issue. This is particularly crucial, as the process problem will result in poor yielding and poor device’s reliability. With the use of ICC, the process problem can be addressed by keeping a distance (turn spacing) in-between the coil that is filled with SiO2. In Fig. 3b), the cross-sectional view of the proposed primary component demonstrates the best resemble of the all-round coupling concept. For the secondary component, Fig. 4 is extracted and expanded from Fig. 2 for a better pictorial explanation. Fig. 4a) demonstrates a systematic way of routing that creates an intensive self-inductance effect. Instead of the conventional way of routing multiple turns per layer, the proposed technique routes the design using multiple layers per turn. For this technique to work, the proposed design must fulfill the condition that the direction of the current flow does not travel in opposite direction within the secondary component as illustrated by the dotted line in Fig. 4a). This is critical, as any reverse current will result in negative self-inductance effect that substantially reduces the overall inductance. Based on this unique routing method, the degree of inductance selectivity has also been enhanced. This is because any of the intermittent segment(s) can be removed, customizing to designers needs. (i.e. In Fig. 4b), segment 1-6 can be selectively removed for inductance optimization, without disturbing the physical structure) Together with the inner diameter (ID) and the conductor width (W) parameters, this proposed design can perform a large dynamic optimization range. Fig. 5 shows the die photo of the proposed transformer design based on Chartered Semiconductor Manufacturing’s 0.13µm technology node.

III. EXPERIMENTAL

The following measurement data is obtained using Agilent E8364B PNA Network Analyzer and Physical Layer Test System (PLTS).

1. Inductance and Inductance ratio: The existing transformer designs are studied in this section to demonstrate that the proposed design is able to yield excellent area efficiency, for a specific area (160 by 160 µm).
Fig. 6 illustrates the die photos of the a) stacked and b) interleaved transformer configurations. In this work, all the configurations will be standardized to octagonal shape. From the manufacturer’s point of view, octagonal shape is a polygonal shape that is of a form closest to a circle, which does not violate any design rule. The inductance of the respectively design is extracted (1) and tabulated in Table I.

\[
L = \frac{\text{imag}(1/Y_{11})}{2\pi f}\quad (1)
\]

In the last column of Table I, the inductance per unit silicon area shows that the proposed design has the best area efficiency among the 3 structures.

<table>
<thead>
<tr>
<th>Design</th>
<th>Inductance (nH)</th>
<th>Unit Inductance ((\mu\text{H}/\mu\text{m}^2))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stacked Transformer</td>
<td>3.295</td>
<td>0.1287</td>
</tr>
<tr>
<td>Interleaved Transformer</td>
<td>0.91</td>
<td>0.0355</td>
</tr>
<tr>
<td>Proposed HETR Transformer</td>
<td>8.07</td>
<td>0.3152</td>
</tr>
</tbody>
</table>

Certainly, this design can be doubled up as a monolithic RF choke implementation. The inductance plot of the proposed design’s primary and secondary coil is shown in Fig. 7. The inductance ratio for this proposed design is \(L_{\text{sec}}/L_{\text{pri}} = 33.625\). In fact, the true formula for the turn ratio is (2). Thus, the effective turn ratio of the proposed design should be \(\sqrt{33.625} = 5.8\).

\[
\text{Turn ratio} = \sqrt{\frac{L_{\text{sec}}}{L_{\text{pri}}}}\quad (2)
\]

2. **Impedance of the proposed design**: The real impedance plot of the proposed transformer is extracted from (3) and illustrated in Fig. 8.

\[
Z_{\text{in}} = \text{real} (1/Y_{11})\quad (3)
\]

The ICCs described in Fig. 2 has widened the overall conductor width of the primary coil. The inter-layers (vias) that aids in forming the hollow primary component (Fig. 3b)) have also increased the effective thickness of the coil. Based on the simplest sheet resistance formula (4), the increment in the effective conductor width and thickness, reduces the parasitic resistance significantly. As a result, the measured series resistances of the primary coil shown in Fig. 8 display a much smaller value than the secondary coil. Based on the Table II, the main contributor to the parasitic resistance for the secondary coil is layer 2 to layer 5 (i.e. TM-4 to TM-1), which has the thinnest dimension. With this knowledge, the designers can remove any undesirable segment(s) (reducing the overall length of the conductor in (4)) to optimize the device’s parasitic resistance to his requirement. The measured impedance ratio of the high turn ratio transformer is \(\sqrt{Z_{\text{sec}}/Z_{\text{pri}}}= 60.177\).

3. **Q-factor**: On the other hand, the drawback of the secondary coil high parasitic resistance value is the degradation of the quality factor as depicted in Fig. 9.
TABLE II: The back-end vertical metallization profile of the 0.13µm technology node

<table>
<thead>
<tr>
<th>Layers</th>
<th>Thickness (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Top Metal</td>
<td>3.03</td>
</tr>
<tr>
<td>Top Via</td>
<td>0.6</td>
</tr>
<tr>
<td>Metal 1-5</td>
<td>0.465</td>
</tr>
<tr>
<td>Via 1-4</td>
<td>0.42</td>
</tr>
</tbody>
</table>

The extracted k-plot is shown in Fig. 11. The k value at low frequency is ≈ 0.67 that is considered relatively high for a high turn ratio transformer design. In order to realize a transformer with k = 1, Ferro-magnetic material (i.e. Iron, Nickel, etc.) is required to minimize magnetic losses. In this work, reason for the low k-value is the isolation layer that surrounds the two conductors, (make of SiO2). However, replacing the SiO2 layers with the Ferro-magnetic material will not resolve the problem. In fact, it will result in process integration issues such as etching/trenching non-uniformity, unpredictable silicide formation and substantial defect density. Although fabricating an ideal k = 1 on-chip transformer is not feasible using standard foundry processes, a cost-free close to ideal (k = 1) highly efficient monolithic transformer has been reported in [8] by the authors.

IV. CONCLUSION

An area efficient high turn ratio transformer has been developed. Based on the area comparison with the existing transformers, the new design is able to achieve higher inductance value per unit silicon area. Thus, manufacturing a monolithic RF choke using minimum area is hereby plausible. The conceptual features of the design have been investigated and confirmed with the measured silicon data. It can be concluded that a high inductance and impedance ratio transformer have been realized on silicon. In addition, the novel transformer configuration has offered a larger dynamic range for the inductance parameter optimization.

REFERENCES