<table>
<thead>
<tr>
<th>Title</th>
<th>Concurrent error detection in bit-serial normal basis multiplication over GF(2^m) using multiple parity prediction schemes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Lee, Chiou Yng; Meher, Pramod Kumar; Patra, Jagdish Chandra</td>
</tr>
<tr>
<td>Date</td>
<td>2010</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/7120">http://hdl.handle.net/10220/7120</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2009 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [DOI: <a href="http://dx.doi.org/10.1109/TVLSI.2009.2020593">http://dx.doi.org/10.1109/TVLSI.2009.2020593</a>].</td>
</tr>
</tbody>
</table>
Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF ($2^m$) Using Multiple Parity Prediction Schemes

Chiou-Yng Lee, Pramod Kumar Meher, and Jagdish Chandra Patra

C.-Y. Lee is with the Department of Computer Information and Network Engineering, Lunghwa University of Science and Technology, Taoyuan 33306, Taiwan (e-mail: pp010@mail.lhu.edu.tw).
P. K. Meher is with the Department of Communication Systems, Institute for Infocomm Research, 138632 Singapore (e-mail: pkmeher@i2r.a-star.edu.sg).
J. C. Patra is with the School of Computer Engineering, Nanyang Technological University, 639798 Singapore (e-mail: aspatra@ntu.edu.sg).

Abstract

New bit-serial architectures with concurrent error detection capability are presented to detect erroneous outputs in bit-serial normal basis multipliers over GF ($2^m$) using single and multiple-parity prediction schemes. It is shown that different types of normal basis multipliers could be realized by similar architectures. The proposed architectures can detect errors with nearly 100% probability.

Index Terms—Concurrent error detection (CED), cryptography, normal basis, parity prediction.

I. INTRODUCTION

Among the finite field arithmetic operations over GF($2^m$), multiplication is an important operation, which is complex, and time consuming. The hardware implementation of a multiplier of large orders requires large number of transistors, and it is likely that some of those transistors may go wrong which would lead to possible faults in the computation. Since, the reliability of computation is an important issue, research works have been addressed to concurrent error detection (CED) in digital circuits. It is generally accepted that the parity prediction technique provides an economical choice for detecting both temporary and permanent faults [1], [2]. The previous works on fault detection architecture are derived either by parity prediction method or by time redundant method. Time redundancy employs only a single set of hardware to carry out the operation repeatedly. Since the same hardware is used, the repetition of the operation is expected to produce the same erroneous results in the presence of faults [3], [4]. The parity prediction method on the other hand uses parity-check bit(s) to detect errors in the results. A family of code, such as Berger codes [13], has been developed for detecting t unidirectional errors and requires fewer parity check bits. For finite field GF($2^m$), this approach is suitable for implementing CED multipliers with a single parity prediction scheme (as seen in [5] and [6]). CED multipliers with multiple parity prediction schemes are also found in [7]–[10]. In this paper, we propose a new bit-serial normal basis (NB) multiplier using parity prediction scheme with a simple and efficient architecture, which is suitable for all types of NB multipliers.
II. PRELIMINARIES

A. Bit-Serial Normal Basis Multiplication Over GF(2^m)

Assuming $\alpha$ to be a normal element of GF(2^m), any element A in GF(2^m) is given by $A = \sum_{i=0}^{m-1} a_i \alpha^{2i} = (a_0, a_1, ..., a_{m-1})$, where $a_i \in GF(2)$ for $0 \leq i \leq m-1$; and $N = \{ \alpha, \alpha^2, ..., \alpha^{2m-1} \}$ is the normal basis of GF(2^m). Let $A$ and $B$ be two NB elements in GF(2^m). Using the like-polynomial basis multiplication scheme [11], the product $C$ of $A$ and $B$ can be calculated as

$$C = \left( \left( \sum_{i=0}^{m-1} a_i \alpha^{2i} B^{2-(m-i)} \right)^2 + a_{m-2} \alpha^2 B^{2-(m-2)} + \cdots \right)^2 + \alpha \alpha B$$

and can be computed recursively as

$$C_0 = 0$$
$$C_i = C_{i-1} + a_{m-i} \alpha B^{2-(m-i)}$$
$$C = C_{m-1}$$

(1)

As shown in Fig. 1 the bit-serial NB multiplier consists of two registers, one $\alpha$ module and a PS module. Registers K and Y are initialized by $B^{2-(m-i)}$ and 0, respectively. During each cycle, the $\alpha$ module calculates $\alpha K$; and the PS module computes $C_i = C_{i-1} + a_{m-i} \alpha B^{2-(m-i)}$. After the $m$ cycles, the product $C$ appears at the output register Y.

B. Parity Prediction Scheme

In its basic form, the single-parity prediction scheme associates $m$ data bits with a parity bit. The fault model of the NB multiplier is shown in Fig. 2. The CED circuit includes the multiplier circuit under test with a parity generator and an equality checker. The parity generator uses $A$ and $B$ to obtain the parity bit $\hat{P}_C$ of $C$. The equality checker computes $\hat{P}_C = \hat{C}_C = \hat{P}_C + P_C$ to compare the parity of the result $P_C = \sum_{i=0}^{m-1} c_i \mod 2$ with the predicted parity $P_C$. $\hat{P}_C = 1$ indicates stuck-at fault in the multiplier.

III. PROPOSED BIT-SERIAL NORMAL BASIS MULTIPLIER WITH CED CAPABILITY

We discuss here the parity prediction functions of $\alpha$ module and a PS module to derive the proposed bit-serial normal basis multiplier over GF(2^m) with CED capability, based on a single fault model.

A. Parity Prediction of a Module

As shown in [12], $\alpha = \sum_{i=0}^{t-1} \gamma^{2im}$ is a special case of normal basis element, called the type-$t$ Gaussian normal basis (GNB), if $p = mt + 1$ be a prime number and $gcd((mt/k),m) = 1$, where $k$ denotes the multiplicative order of 2 modulo $p$. In the GNB representation, from $\gamma^p = 1$, the field element $B$ can be rewritten as
where \( F(2^i 2^m \mod p) = i \), for \( 0 \leq i \leq m-1 \) and \( 0 \leq j \leq t-1 \) and, \( \alpha B \) can be obtained as

\[
\alpha B = \sum_{i=0}^{t-1} B^{(2^im)}
\]  

(4)

where \( B^{(i)} = \sum_{i=0}^{t-1} b_{F(j-i)} y^j \), and \( \alpha B \) in (4) can be translated from the GNB into NB form \( \alpha B = \sum_{i=0}^{m-1} \bar{b}_i \alpha^{2^i} \). Each term \( \bar{b}_i \) is computed by

\[
\bar{b}_i = \begin{cases} 
\sum_{i=0}^{t-1} b_{F(2^i 2^m j)} + b_{F(0)}, & \text{if } t \text{ odd} \\
\sum_{i=0}^{t-1} b_{F(2^i 2^m j)}, & \text{if } t \text{ even}
\end{cases}
\]  

(5)

which satisfy the following properties.

**Proposition 1:** If \( t \) is even, \( \bar{b}_i = \sum_{i=0}^{t-1} b_{F(2^i 2^m j)} \) for \( 0 \leq i \leq m-1 \) have \( t \) terms of \( b_i \), \( 1 \leq i \leq m-1 \), and \( (t-1) \) terms of \( b_0 \).

**Proposition 2:** If \( t \) is odd number, \( \bar{b}_i = \sum_{i=0}^{t-1} b_{F(2^i 2^m j)} + b_{F(0)} \) for \( 0 \leq i \leq m-1 \) have \( t \) terms of \( b_i \), with \( i \neq m/2 \) and \( (t-1) \) terms of \( b_{m/2} \), where \( b_{F(0)} = b_{m/2} \).

Using these propositions, the parity prediction of \( \alpha B^{2^{-(m-i)}} \) can, in general, be found to be

\[
\hat{P}_{\alpha B^{2^{-(m-i)}}} = \begin{cases} 
b_i, & \text{for } t \text{ even} \\
P_{\alpha B} + b_{[(m/2)-1]}, & \text{for } t \text{ odd.}
\end{cases}
\]  

(6)

B. Parity Prediction of PS Module

The square of an element \( A \) in NB is given by \( A^2 = (a_{m-2}, a_0, ..., a_{m-2}) \), and it is easy to show that the parity prediction of \( A^2 \) equals to \( P_{A^2} = P_A \). The parity prediction of scalar multiplication \( gA \), where \( g \in GP (2) \), is equivalent to \( P_{gA} = g \cdot P_A \). The parity prediction of \( \alpha B^{2^{-(m-i)}} \) is derived in the previous subsection, and computation of \( \alpha B^{2^{-(m-i)}} \) is performed in the \( \alpha \) module. Thus, the parity prediction of \( C \) in (2) can be obtained as

\[
\hat{P}_{C_i} = \hat{P}_{C_i} + \alpha_{m-i} \hat{P}_{\alpha B^{2^{-(m-i)}}}.
\]  

(7)
C. Proposed CED Architecture

We have derived two individual modules for determination of parity prediction bits $\hat{P}_{\alpha B^{2^{-(m-i)}}}$ and $\hat{P}_{C_i}$ of $\alpha B^{2^{-(m-i)}}$ and $C_i$, respectively. The proposed NB multiplier over $\text{GF}(2^m)$ with CED is shown in Fig. 3. Let us consider the case where a stuck-at fault occurs at any of the XOR or AND gates in $\alpha'$ and $PS'$ modules (as shown in Fig. 4). This error can be detected by $\hat{e}_{C_i}$, where $\hat{e}_{C_i}$ is the output of XOR gate. The parity prediction bit $\hat{P}_{C_i}$ is compared with the actual parity bit $P_{C_i}$, where the indicator $\hat{e}_{C_i} = \hat{P}_{C_i} + P_{C_i}$ is the presence of a single fault in $\alpha$ and PS modules. The $i$th intermediate result is fault-free if $\hat{e}_{C_i} = 0$. Note that, in in $\alpha'$ and $PS'$ modules, all result bits are independent. At the $i$th computational loop, if fault occurs at the $i$th bit, that would lead to permanent fault in the output of in $\alpha'$ or $PS'$ modules, i.e., the error is not injected on other output bits. After the $i$th loop, the result is subjected to cyclic shifting operation and then added to the results of the $(i+1)$th computational loop. Thus, the result in the $(i+1)$th loop contains even number of errors, and the results in the $(i+2)$th loop contains odd number of errors. In Fig. 3, the error detection operations are performed in each computational loop. Therefore, the errors due to any single permanent fault in the proposed CED multiplier can be detected. When the odd number of permanent faults exist in the output of in $\alpha'$ and $PS'$ modules, the presence of errors is the same of a single permanent fault.

IV. FAULT DETECTION ARCHITECTURE IN BIT-SERIAL NORMAL BASIS MULTIPLIER USING MULTIPLE PARITY PREDICTION SCHEMES

Assume that the element $B$ is split into $n = \lceil m/d \rceil$ sub-words, where $d$ is the selected digit size. The element $B$ in NB then can be represented by

$$B = B_0 + B_1^d + \cdots + B_{n-1}^{d(n-1)} \quad \quad (8)$$

where $B_i = b_{id}\alpha + b_{id}^2\alpha^2 + \cdots + b_{id+d-1}^2\alpha^{2d-1}$. It is clear that the element $B$ is also a square structure of the sub-word $B_i$. Therefore, from (5) and (6), $\alpha B$ can be obtained as

$$\alpha B = \alpha B_0 + \alpha B_1^d + \cdots + \alpha B_{n-1}^{d(n-1)}$$

$$= \bar{B}_0 + \bar{B}_1^d + \cdots + \bar{B}_{n-1}^{d(n-1)} \quad \quad (9)$$

where $\bar{B}_i = b_{id}\alpha + \bar{b}_{id}\alpha^2 + \cdots + \bar{b}_{id+d-1}\alpha^{2d-1}$.

In the $i$th loop of computation in (2), the intermediate result is calculated by $C_i = C_{i-1}^2 + \alpha_{m-i}\alpha B^{2^{-(m-i)}}$. When $C_{i-1}^2$ and $\alpha B$ are now sliced into $C_{i-1}^2 = \bar{C}_{i-1,0}^2 + \bar{C}_{i-1,1}^2 + \cdots + \bar{C}_{i-1,n-1}^2$ and $\alpha B = \bar{B}_0 + \bar{B}_1^d + \cdots + \bar{B}_{n-1}^{d(n-1)}$, the parity prediction bit $\hat{P}_{C_i}$ is compared with the actual parity bit $P_{C_i}$, where the indicator $\hat{e}_{C_i} = \hat{P}_{C_i} + P_{C_i}$ is the presence of a single fault in $\alpha$ and PS modules. The $i$th intermediate result is fault-free if $\hat{e}_{C_i} = 0$. Note that, in in $\alpha'$ and $PS'$ modules, all result bits are independent. At the $i$th computational loop, if fault occurs at the $i$th bit, that would lead to permanent fault in the output of in $\alpha'$ or $PS'$ modules, i.e., the error is not injected on other output bits. After the $i$th loop, the result is subjected to cyclic shifting operation and then added to the results of the $(i+1)$th computational loop. Thus, the result in the $(i+1)$th loop contains even number of errors, and the results in the $(i+2)$th loop contains odd number of errors. In Fig. 3, the error detection operations are performed in each computational loop. Therefore, the errors due to any single permanent fault in the proposed CED multiplier can be detected. When the odd number of permanent faults exist in the output of in $\alpha'$ and $PS'$ modules, the presence of errors is the same of a single permanent fault.
\( \bar{C}^{2d(n-1)}_{l-1,n-1} \) and \( \alpha B = \bar{B}_0 + \bar{B}_1^{2d} + \cdots + \bar{B}_n^{2d(n-1)} \), respectively, so that \( C_i \) can be computed as

\[
C_i = \sum_{j=0}^{n-1} C_{i,j}^{2d} \quad \text{where} \quad C_{i,j} = \bar{C}_{l-1,j} + a_{m-i}B_j. \]

From (9), we can obtain the parity prediction of \( \bar{B}_j \) as

\[
P_{\bar{B}_j} = \bar{b}_{j,d} + \bar{b}_{j,d+1} + \cdots + \bar{b}_{j,d+d-1} \tag{10}
\]

where each coefficient \( \bar{b}_j \) is defined in (5).

Moreover, since \( C_{i-1} = \bar{C}_{l-1,0} + \bar{C}_{l-1,1}^{2d} + \cdots + \bar{C}_{l-1,n+1}^{2d(n-1)} \) each term \( \bar{C}_{l-1,j} \) is

\[
\bar{C}_{l-1,j} = C_{l-1,j} + c_{l-1,j,d-1} + c_{l-1,d(j+1)}. \]

Thus, the parity prediction of \( \bar{C}_{l-1,j} \) can be computed by

\[
\hat{P}_{\bar{C}_{l-1,j}} = \hat{P}_{\bar{C}_{l-1,j}} + c_{l-1,j,d-1} + c_{l-1,d(j+1)}. \tag{11}
\]

Applying (10) and (11), the parity prediction of \( C_{i,j} = \bar{C}_{l-1,j} + a_{m-i}B_j \) can be calculated as

\[
\hat{P}_{C_{i,j}} = \hat{P}_{\bar{C}_{l-1,j}} + a_{m-i}P_{\bar{B}_j} = \hat{P}_{C_{i,j}} + c_{l-1,j,d-1} + c_{l-1,d(j+1)} + a_{m-i}P_{\bar{B}_j}. \tag{12}
\]

Note that the predicted parity bit \( \hat{P}_{\bar{B}_j} \) is estimated for the output of \( \alpha B_j \). Fig. 5 shows the proposed bit-serial normal basis multiplier based on the proposed multiple parity prediction schemes using (10) and (12). Fig. 6 shows the structure of \( PS'_{j} \) module. Each of the \( PS'_{j} \) module uses three additional XOR gates and one additional AND gate to generate \( \hat{P}_{C_{i,j}} \) according to (12). This circuit produces \( n \) indictor bits \( \hat{e}_C_{i,j} \) to detect the intermediate output of each loop of computation.

The actual parity bit \( P_{C_{i,j}} \) is added with the predicted parity bit \( \hat{P}_{C_{i,j}} \) to obtain the indictor \( \hat{e}_C_{i,j} \) (i.e., \( \hat{e}_C_{i,j} = \hat{P}_{C_{i,j}} + P_{C_{i,j}} \)) such that \( \hat{e}_C_{i,j} \) is 0 when the predicted parity is equal to the actual parity and 1 otherwise. The structure for determination of the actual parity bit \( P_{C_{i,j}} \) needs \((d - 1)\) XOR gates, and its computational delay amounts to \([\log_2 d]\) XOR gate-delays. Note that the proposed structure of computing the predicted parity bit \( \hat{P}_{C_{i,j}} \) does not depend on the original normal multiplier. Consequently, as the original normal multiplier is affected by stuck-at faults, the errors are not injected into the circuit for the computation of predicted parity bit. From the structure of Fig. 5, the core processing circuit is divided by \( n \) components to perform each computational loop. Since a single stuck-at fault model is assumed in each component, a single fault in each component produces odd number of errors; the total number of effective errors is then either odd or even. If one of the sub-modules in the system with the even number of permanent faults occurs, then the structure in Fig. 5 cannot detect the errors. After each computation in the loop, the result is shifted by one bit to add the result of next computation. The errors can be detected even when one of the errors is shifted to neighboring sub-module. Therefore, the structure in Fig. 5 can detect multiple errors in the intermediate results computed by the loop.
V. ANALYSIS PERFORMANCE

A. Probability of Error Detection

Under the single stuck-at fault model (assumed in this paper), \( \alpha \) or PS modules of Fig. 4 is incurred by the fault injection which is like the combinational logic errors. In the proposed CED scheme of Fig. 3, we assume that \( p \) is the probability of an error in any computational loop, and \( E_i \), denotes the probability of an undetected error in the \( i \)th computational loop. Thus, we can obtain the following relation:

\[
E_i = pO_{i-1} + (1 - p)E_{i-1} = (1 - 2p)E_{i-1} + p \quad (13)
\]

where \( O_i (= 1 - E_i) \) is the probability of a detected error in the \( i \)th computational loop. Using (13), we can have \( E_i \), as

\[
E_i = (1 - 2p)E_{i-1} + p = (1 - 2p)^2E_{i-2} + p(1 - 2p) + p = \ldots = (1 - 2p)^iE_0 + \sum_{k=0}^{i-1} p(1 - 2p)^k. \quad (14)
\]

\( E_0 = 0 \), since the input date is correct, and thus we have

\[
E_i = (1 - 2p)^i + \sum_{k=0}^{i-1} p(1 - 2p)^k = (1 - 2p)^i + p\frac{(1 - 2p)^i - 1}{1 - 2p} = \frac{(1 - 2p)^i + 1}{2}. \quad (15)
\]

Since the estimated \( E_i \) in (15) has zero as inputs with the probability \( (1 - p)^i \). Therefore, \( E_i \), needs to be modified as

\[
E_i = \frac{(1 - 2p)^i + 1}{2} - (1 - p)^i. \quad (16)
\]

Considering the behavior of error detection in every computational loop, the probability of undetected errors can be calculated by

\[
P_{\text{unr}}(e) = \prod_{i=0}^{m-1} E_i. \quad (17)
\]

Thus, the probability of detected errors in Fig.3 is
For multiple parity prediction scheme, the probability of detected errors in Fig. 5 with n parity bits is given by

\[ P_D(e) = 1 - (p(e))^{n}. \quad (19) \]

Using MATLAB 6.5 we have simulated the proposed multipliers over GF\((2^{30})\) with 10 000 random inputs, by fault injection with probability \(p = 0.03, p = 0.1,\) and \(p = 0.2\). The simulation results in terms of probability versus number of loops are shown in Fig. 7. When \(p = 0.2\), the probability of error detection for parity bits \(n = 1, 2,\) and \(4\) is nearly 99% after 16th, 11th, 8th, 7th computational loops, respectively. In Fig. 7, we have plotted the probability of detection at different computational loops obtained from the simulation. The detection probability obtained from the simulation is nearly the same the detection probability given by (18) and (19). According to the simulation results, the proposed CED NB multipliers have about 100% the probability of error detection. We have estimated the detection probability of Fenn’s multiplier [6] according to (16) and found to have nearly 50% error detection capability.

B. Analysis Time, Area, and Area × Time Overheads

From the structure of CED NB multiplier in Fig. 3, the space overhead of the proposed circuit for all-types of normal basis multipliers is found to be \((m+2)\) XOR gates, one AND gate and one 1-bit latch. Duration of each cycle amounts to \([\log_2(m + 1)]\) TXOR + TL gate delays. For estimation of complexity and comparison, we can find the area and delays of the AND gates, XOR gates and latches as follows: \(T_{\text{AND}} = 1.5\Delta,\) \(A_{\text{AND}} = 1.8A_u;\) \(T_{\text{XOR}} = 1.7\Delta,\) \(A_{\text{XOR}} = 2A_u;\) \(T_L = 6\Delta,\) \(A_L = 5.75A_u,\) where the time unit \(\Delta,\) and the area unit \(A_u,\) are the delay and area of an inverter circuit. As discussed in Section III-A, in GF\((2^{233})\) type-\(t\) NBs exists for a given \(t = mt + 1\) is prime (such as \(t = 2, 6, 12\) and \(30\)). Table I shows area, time and area-time overheads in the type-\(t\) bit-serial NB multipliers over GF\((2^{233})\). It is shown that the area and time complexity of the NB multipliers decreases with \(t.\) The overheads corresponding to different number of parity-bits in bit-serial type-2 NB multiplier over GF\((2^{233})\) using multiple parity prediction scheme is shown in Table II. We can find that, while the time overhead decreases, the space overhead increases with the number of parity-bits. When the number of parity bits is eight, the proposed multiplier (in Fig. 5) has about 5% area-time overhead. In Table III we have compared the area and time complexities of the proposed CED multipliers with the existing CED NB multiplier [6]. The area and delay complexities of bit-serial type-2 NB multiplier over GF\((2^9)\) with and without parity prediction schemes are determined by the Synopsys Design Compiler using 0.18-\(\mu\)m TSMC library [14]. The simulation results are listed in Table IV, and found to be matching with the theoretical estimation.

VI. CONCLUSION

Using the structure of a bit-by-byte NB multiplier [11], we have presented parity prediction schemes to detect errors in bit-serial NB multipliers using single and multiple parity-bits.
Although different types of NB multipliers have different time and space complexities, it is shown that all types of NB multipliers involve the same structure for the implementation of parity prediction scheme. As the value of $t$ increases, the type-$t$ NB multipliers with CED capability involve lower space overhead for architectural modification. The probability of error detection by the proposed structure with single parity-bit is about 100%, while Fenn’s multiplier [6] is 50%. By multiple parity prediction approach, we have proposed an NB multiplier with CED capability, which has $\sim 5\%$ area-time overhead. It has error detection capability with nearly 99% probability after 8th computational loop when three parity bits are used for error prediction.

ACKNOWLEDGMENT

The authors would like to thank the anonymous reviewers for their valuable comments which significantly improved the revised version of this paper.
REFERENCES


LIST OF FIGURES

Figure 1  Bit-serial normal basis multiplier over GF(2^m).
Figure 2  Multiplier with concurrent error detection capability.
Figure 3  Proposed bit-serial normal basis multiplier for CED.
Figure 4  (a) Detail circuit of the $PS'$ module. (b) Detail circuit of the $\alpha'$ module for $t = \text{even}$.
Figure 5  Proposed bit-serial NB multiplier using multiple parity for CED.
Figure 6  Detail circuit of the $PS'_j$ module.
Figure 7  Probability versus computational loops.
LIST OF TABLES

Table 1  Area, time and area-time overheads in bit-serial type-t multipliers over GF $(2^{333})$.

Table 2  Area and time overheads in bit-serial type-2 NB multiplier over GF$(2^{333})$ using multiplier parity prediction.

Table 3  Comparison of bit-serial NB multipliers using parity prediction scheme.

Table 4  Simulation results of area and delay complexities of multipliers with/without parity prediction for $m=9$. 

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
<table>
<thead>
<tr>
<th>t</th>
<th>2</th>
<th>6</th>
<th>12</th>
<th>30</th>
</tr>
</thead>
<tbody>
<tr>
<td>time overhead (%)</td>
<td>79.8</td>
<td>37</td>
<td>22.5</td>
<td>10.7</td>
</tr>
<tr>
<td>area overhead (%)</td>
<td>11.9</td>
<td>8</td>
<td>5.47</td>
<td>2.78</td>
</tr>
<tr>
<td>area-time overhead (%)</td>
<td>9.5</td>
<td>2.9</td>
<td>1.23</td>
<td>0.29</td>
</tr>
</tbody>
</table>

Table 1
<table>
<thead>
<tr>
<th>parity bits</th>
<th>2</th>
<th>4</th>
<th>6</th>
<th>8</th>
<th>10</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>time overhead (%)</td>
<td>65.7</td>
<td>49.7</td>
<td>33.8</td>
<td>33.8</td>
<td>33.8</td>
<td>17.8</td>
</tr>
<tr>
<td>area overhead (%)</td>
<td>12.5</td>
<td>13.3</td>
<td>14.2</td>
<td>15</td>
<td>15.7</td>
<td>16.5</td>
</tr>
<tr>
<td>area-time overhead (%)</td>
<td>8.2</td>
<td>6.5</td>
<td>4.8</td>
<td>5</td>
<td>5.3</td>
<td>2.9</td>
</tr>
</tbody>
</table>

Table 2
<table>
<thead>
<tr>
<th>multipliers</th>
<th>Fern et al.[6]</th>
<th>Fig.3</th>
<th>Fig.5</th>
</tr>
</thead>
<tbody>
<tr>
<td># parity bits</td>
<td>1</td>
<td>1</td>
<td>n bits</td>
</tr>
<tr>
<td>error detection probability</td>
<td>50%</td>
<td>100%</td>
<td>100%</td>
</tr>
<tr>
<td>time overhead</td>
<td>$T_A + kT_X + T_L$</td>
<td>$[\log_2 m] T_X$</td>
<td>$[\log_2 d] T_X$</td>
</tr>
<tr>
<td>area overhead</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>#XOR</td>
<td>$t + 3$</td>
<td>$m + 2$</td>
<td>$(5 + d)n$</td>
</tr>
<tr>
<td>#AND</td>
<td>2</td>
<td>1</td>
<td>n</td>
</tr>
<tr>
<td>#Latch</td>
<td>5</td>
<td>1</td>
<td>n</td>
</tr>
</tbody>
</table>

Note: $n = \lfloor m/d \rfloor$ and $k = \lfloor \log_2 t \rfloor + 1$

Table 3
<table>
<thead>
<tr>
<th>multipliers design</th>
<th>area (sq.um)</th>
<th>delay (ns)</th>
<th>% overheads</th>
</tr>
</thead>
<tbody>
<tr>
<td>without parity prediction</td>
<td>2604.6</td>
<td>6.11</td>
<td></td>
</tr>
<tr>
<td>with single parity-bit</td>
<td>3003.7</td>
<td>14.6</td>
<td>13.3</td>
</tr>
<tr>
<td>with 3 parity-bits (multiple-parity)</td>
<td>3569.2</td>
<td>14.3</td>
<td>27.0</td>
</tr>
</tbody>
</table>

Table 4