<table>
<thead>
<tr>
<th>Title</th>
<th>Electret mechanism, hysteresis, and ambient performance of sol-gel silica gate dielectrics in pentacene field-effect transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Cahyadi, Tommy; Tan, H. S.; Mhaisalkar, Subodh Gautam; Lee, Pooi See; Boey, Freddy Yin Chiang; Chen, Z. K.; Ng, C. M.; Rao, V. R.; Qi, Guojun</td>
</tr>
<tr>
<td>Date</td>
<td>2007</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/8063">http://hdl.handle.net/10220/8063</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2007 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official URL: <a href="http://dx.doi.org/10.1063/1.2821377">http://dx.doi.org/10.1063/1.2821377</a>. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.</td>
</tr>
</tbody>
</table>
Electret mechanism, hysteresis, and ambient performance of sol-gel silica gate dielectrics in pentacene field-effect transistors

T. Cahyadi, a) H. S. Tan, S. G. Mhaisalkar, b) P. S. Lee, and F. Boey
School of Materials Science and Engineering, Nanyang Technological University, Block N4.1, Nanyang Avenue, Singapore 639798, Singapore

Z.-K. Chen
Institute of Materials Research and Engineering, 3 Research Link, Singapore 117602, Singapore

C. M. Ng
Chartered Semiconductor Manufacturing Ltd., 60 Woodlands, Industrial Park D, Street 2, Singapore 738406, Singapore

V. R. Rao
Indian Institute of Technology, Department of Electrical Engineering, Bombay 400 076, India

G. J. Qi
Singapore Institute of Manufacturing Technology, 71 Nanyang Drive, Singapore 638075, Singapore

(Received 6 September 2007; accepted 14 November 2007; published online 12 December 2007)

The electret induced hysteresis was studied in sol-gel silica films that result in higher drain currents and improved device performance in pentacene field-effect transistors. Vacuum and ambient condition studies of the hysteresis behavior and capacitance-voltage characteristics on single layer and varying thicknesses of bilayer dielectrics confirmed that blocking layers of thermal oxide could effectively eliminate the electret induced hysteresis, and that thin (25 nm) sol-gel silica dielectrics enabled elimination of nanopores thus realizing stable device characteristics under ambient conditions. © 2007 American Institute of Physics. [DOI: 10.1063/1.2821377]

Printed electronic circuits comprising organic field-effect transistors (OFETs) are of great interest in applications ranging from identification tags to switching devices for active-matrix displays.1–4 Improvement of organic semiconductors, typically benchmarked by transport mobilities, has continued to be the major focus of research efforts. Although it has been recognized that the semiconductor-dielectric interfacial interactions critically influence mobility,5 hysteresis,6 and threshold voltage (Vth);7 the bulk effects of dielectric films, unlike those in silicon microelectronics, have not been adequately studied.

The performance of dielectrics in ambient conditions and the influence of moisture on dielectrics are important considerations in their study as suitable dielectrics. The influence of moisture has been documented in dielectrics such as poly(4-vinylphenol) (PVP) and poly(vinyl alcohol) (PVA). The hydroxyl (–OH) groups within PVP/PVA films or moisture has been linked to its large hysteresis, and increase in drain currents related to polarization in the dielectric.10 The influence of–OH groups and the effect of moisture have also been reported in inorganic/organic-inorganic hybrid gate dielectrics with high polarizability (or high dielectric constant, k), that results in hysteresis and negative Vth shift.5 Low temperature (60–100 °C), solution processed sol-gel deposited high k silica dielectrics with improved Vth mobilities, high drain currents at low voltages have been recently reported.12 In the polymer, inorganic, as well as the hybrid dielectric film based OFETs, hysteresis is believed to be related to electron injection from the gate to–OH groups; however, the extrinsic origin of charge trapping for an enlarged hysteresis, Vth instabilities, and higher off current in ambient air is far from understood.11,13,14

In this work, the effect of–OH groups and moisture on the electrical performances of pentacene OFETs with sol-gel (SG) silica film in single and bilayer dielectric systems are studied in vacuum/ambient conditions so as to investigate their charge trapping mechanism and ambient moisture effects.

SG silica solution was prepared by a two-step acid-base catalyst procedure by mixing tetraethoxysilicate (TEOS), ethanol, water, and HCl in the following molar ratios: 1:10:3:5:0.003. After stirring at room temperature for 90 min, three drops of the base catalyst (0.1M NH4OH) was then added into the solution. The 3 day aged solution, under constant stirring at room temperature, was then spin coated (2000 rpm) to form ~330 nm thick film on blank n-type Si wafer as the single layer dielectric and on thermally grown SiO2 (TOX) as the bilayer dielectric [Fig. 1(a)]. Sol-gel silica solution, diluted by 90% by w/w ethanol, was also used to deposit ~25 nm SG silica film in the bilayer dielectric structure. The SG silica films were dried at ambient conditions at 60 °C and were further heated at 100 °C, 10−7 mbar prior to pentacene deposition. A 50 nm film of pentacene was evaporated at 0.5 Å/s under a vacuum of 10−7 mbar at a substrate temperature of 100 °C. Gold source and drain layers were patterned using a shadow mask. All electrical measurements were done with a Keithley 4200 semiconductor parameter analyzer in a Desert Cryogenics probe station at a base pressure of 5 × 10−5 mbar and were also characterized in ambient air (~23 °C and 70%–80% relative humidity).

a)Also at Chartered Semiconductor Manufacturing Ltd., 60 Woodlands, Industrial Park D, Street 2, Singapore 738406, Singapore.

b)Author to whom correspondence should be addressed. Electronic mail: subodh@ntu.edu.sg.

APPLIED PHYSICS LETTERS 91, 242107 (2007)
The transfer characteristics of the device with the 330 nm SG silica film (single layer dielectric), measured in vacuum, exhibit a metastable clockwise hysteresis [Fig. 1(b)]. The hysteresis and drain currents of the devices are significantly influenced by the sweeping rates. With the sweeping rate decreasing from 0.125 to 0.01 V/s, a significant decrease in hysteresis whereas an increase in the maximum drain current ($I_{\text{dm}}$) was observed. The origins of these observations may be related to trapping of electrons injected from the gate (space-charge electret) or polarization of the dielectric (dipolar electret).

To confirm the mechanism responsible for the hysteresis and $I_{\text{dm}}$ change, a thermally grown SiO$_2$ (TOX) layer was introduced underneath the 330 nm SG silica film to form the bilayer dielectric. If the origin of the hysteresis was related to dipolar electrets, the bilayer dielectric FET would still show the clockwise hysteresis because the TOX would not affect the interaction of the polarization field with the pentacene channel as it was located beneath the SG silica film. However, as evidenced by Fig. 1(c), the introduction of TOX all but suppresses the hysteresis in the bilayer FETs. This observation verifies that the cause of the clockwise hysteresis is related to space-charge electret creation as electrons from the Si gate are injected into the SG silica film; thus leading to charge storage within the SG silica bulk film.

The charge trapping mechanism was further examined by its capacitance-voltage ($C_V$) characteristics (not shown here) in the metal- insulting-semiconductor (MIS) configuration on n-type Si wafer. Similar to the observations in the $I_D$-$V_G$ characteristics [Figs. 1(b) and 1(c)], the single layer sol-gel dielectric displays a positive threshold voltage ($V_{\text{th}}$) shift in the MIS $C_V$ scans; further suggesting the existence of negative oxide charge present in the SG silica film. In contrast, the bilayer dielectric MIS capacitor exhibits negligible hysteresis, similar to the transfer characteristics, as seen in Fig. 1(c).

Furthermore, Fig. 1(c) shows that the forward bias characteristics for both devices remain the same although the $I_{\text{on}}/I_{\text{off}}$ increases with the bilayer dielectric, signifying a bulk rather than interface (dielectric-semiconductor) trap phenomenon. The change in $I_{\text{on}}/I_{\text{off}}$ could be attributed to the decrease in the gate leakage current ($I_G$) with TOX as the blocking layer [Fig. 1(c)]. There is also slight decrease in the $I_{\text{on}}$ of bilayer dielectric FET, thus the hole mobility ($\mu_h=0.67$ cm$^2$/V s) for bilayer dielectric was calculated to be lower than that of the single layer dielectric ($\mu_h=2.08$ cm$^2$/V s). However, its lower effective capacitance per unit area ($C=16.3$ nF/cm$^2$) for bilayer dielectric, compared to $C=29.3$ nF/cm$^2$ for single layer dielectric, due to absence of the space-charge electret field and thicker gate dielectric, along with the low gate leakage current, is recognized to make significant contribution to this reduced hole mobility.

Sol-gel silica films are known to trap moisture in nanopores inside its bulk, ensuing in higher $k$ values compared with TOX. Cross-sectional transmission electron microscopy (TEM) observations reveal the presence of these nanopores (~10–12 nm in diameter) and also a denser silica layer on its surface (Fig. 2). The OH groups contained in the nanopores near the Si substrate interact with the high electron density, resulting from the negative gate bias voltage, and form electron trapping centers creating charge electrets, as illustrated in Fig. 2. Similar to the mechanism in Si FETs, these charge traps, which may be referred to as border traps, are spatially separated from the Si/SG silica film interface but are close enough to exchange charge with the underlying Si gate. These respond slowly to the applied voltage sweep and thus result in the sweep rate dependent transfer characteristics [Fig. 1(b)].

From the transfer characteristics measured under ambient conditions [Fig. 3(a)], the 330 nm SG silica bilayer dielectric device is always on and could not be turned off, even upon application of $V_G$ up to +20 V. This could be due to the moisture and hydrogenspecies in the ambient, verified from dry/wet N$_2$ ambient measurements (data not included here). Akin to the extrinsic source of the space-charge electret formation, moisture may lead to the formation of SiOH (Si–O–Si+H$_2$O$\Leftrightarrow$2SiOH) species under the influence of an electric field. These reversible moisture effects, which have
also been reported in the PVP film, could be illustrated from its significantly higher capacitances of the 330 nm bilayer dielectric, in ambient conditions [Fig. 3(b)]. The increase in $k$ of the SG silica film from $k = \sim 10$ in vacuum to $k = \sim 21.5$ in ambient likewise signifies that dipolar polarization of the water molecules in SG silica is very fast and responds readily to the measuring frequency. Moreover, the hysteresis of $C-V$ characteristics is negligible, suggesting that there are negligible interfacial traps or the traps are shallow in nature, responding very fast to the measuring frequency.

Standard transfer characteristics, including a high on/off ratio in ambient conditions, was brought about in the bilayer FETs by resorting to a SG silica thickness of 25 nm. Thinner SG silica results in a negligible nanoporous SG silica bulk layer while retaining the same denser silica skin layer on its surface, yielding a lower $k$ value of $\sim 4.5$. However, it could also be observed that there is a slight increase in $J_{on}$ and $J_{off}$, and positive $V_{th}$ shift, compared to the 330 nm SG silica bilayer FET measured in vacuum. This could be ascribed to the higher $C_i (\approx 1/d)$ and the reduced charge electret in the thin nanoporous SG silica layer. The ability of these devices to operate in ambient also confirms a strong reversible hydrolysis and electrostatic charging effect rather than an electrochemical doping mechanism recently reported in polymer electrolytes.

In summary, we have investigated the electret effect in SG silica dielectric films in pentacene FETs. Studies with cross-sectional TEM and with a blocking layer consisting of thermally grown oxide confirmed that the electret mechanism is related to electron injection into the hydroxyl groups contained within the nanopores of the SG silica film. The SG silica bilayer film undergoes a reversible hydrolysis reaction in ambient and, as a result, there is an always on characteristics for these devices. Thin SG silica films (25 nm) eliminate the nanoporous hygroscopic regions of the films while facilitating the use of these dielectrics in printed electronic applications as interface layers or surface modifying layers to enable high mobilities coupled with low voltage applications in ambient environments.

The first author would acknowledge G. D. Jiang and Y. Setiawan (Chartered Semiconductor Manufacturing), and Chartered Semiconductor Manufacturing for its technical support regarding the experiment. This research was supported by Nanyang Technological University, Singapore and Agency of Science Technology and Research, Singapore.