<table>
<thead>
<tr>
<th>Title</th>
<th>Dip pen nanolithography and its potential for nanoelectronics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Rosner, Bjoern; Amro, Nabil A.; Disawal, Sandeep; Demers, Linette M.; Zhang, Hua; Rendlen, Jeff; Duenas, Tenisa; Shile, Roger; Fragala, Joe; Elghanian, Robert</td>
</tr>
<tr>
<td>Date</td>
<td>2004</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/8345">http://hdl.handle.net/10220/8345</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2004 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [DOI: <a href="http://dx.doi.org/10.1109/NANO.2004.1392249">http://dx.doi.org/10.1109/NANO.2004.1392249</a>].</td>
</tr>
</tbody>
</table>
Dip Pen Nanolithography™ and its potential for nanoelectronics

Bjoern Rosner, Nabil Amro, Sandeep Disawal, Linette Demers, Hua Zhang, Jeff Rendlen, Terrisa Duenas, Roger Shile, Joe Fraga, Robert Elghanian

NanoInk Inc., Chicago, IL 60607, USA; NanoInk Inc., Campbell, CA 95008, USA

Abstract — Dip Pen Nanolithography (DPN™) is a patterning technique for nanoscale science and engineering based on scanning probe microscopy. Its main advantages are very high resolution, the unique capability to deposit many different materials directly onto a substrate and low cost of ownership. We present here new research and development efforts that demonstrate the potential of DPN as a tool to produce nanoelectronic devices and circuits. We show the direct deposition of electronic materials as well as the use of external accessories to accelerate the development phase of nanoelectronic components.

Index Terms — AFM, dip pen, DPN, nanoelectronics, nanolithography, nanotube, scanning probe, CMP.

I. INTRODUCTION

Since the 1980s, scanning probe microscopy methods (SPM) have played an increasingly important role in research and development of novel materials and nanoscopic structures. Based on the most prominent offspring of this family of tools, atomic force microscopy (AFM) [1], new lithography techniques have emerged in recent years.

This new technology can address many of today's problems in micro- and nanofabrication: As device size continues to decrease and the useful limits of silicon and other solid-state material's physical properties are approached, an inevitable search for new materials has emerged. Novel molecular devices such as nanotubes, nanowires nanospheres and other nanoscience inventions, as well as biological nanostructures, promise to continue Moore's law of increasing transistor density for decreasing chip size while they also offer the possibility of introducing entire new classes of functionality. Challenges arise in their production: simple fabrication of nanodevices and their shape control is to date limited and such rapid prototyping of basic devices and shapes is virtually nonexistent. An equally important challenge exists where these devices are interfaced with their surroundings in terms of electronic packaging. For example, many kinds of nanoscale particles that are of interest cannot be patterned reliably on surfaces. Instead, they are often
scattered randomly on a substrate. When electrical connectivity is required, few appropriate methods exist today that can be applied. Often times a random grid of contact lines is produced before the particles are present in the hope that some objects position near the contact lines. DPN can help here in two ways. For one, templates can be created that direct positioning of nanoparticles such as carbon nanotubes. Furthermore, since DPN is inherently paired with a powerful inspection tool, AFM, it is possible to inspect the nanoparticle landscape and in-situ pattern conductive lines either of metal or conductive polymers as interconnects. Such conductive structures can also be used as nanoscale electrodes [5] or, together with dielectric structures, as a substitute for nano electronic devices (see Figure 2). Because DPN can pattern many different materials, it can also directly pattern sensor materials [6] such as metal oxides and metals that act as catalysts to address the local synthesis of sensor material.

As the first and enabling step, we investigate here the performance of a number of metal precursor ink systems as building blocks for nanoscale low-resistivity interconnects. The processing of metals can be difficult and operating at the nanoscale can further aggravate problems. Many metallization methods are limited to micron level manufacturing and require electrochemical biases or very high temperatures. The investigated precursor inks can be patterned using DPN under ambient environmental conditions. These inks can then be converted to metallic films at relatively low annealing temperatures.

Figure 2: Potential nanofabrication scheme for generic layered metal-insulator-metal nanostructures via direct deposition DPN.

Figure 3: A metallic line deposited via DPN. It is 2 micron wide (2-D color coded height scan on top) and 6 nm high (line scan below).

It is a particular challenge to pattern nanoscale lines that are nonetheless continuous with acceptable line resistance. A 5 micron wide version of the trace shown in Figure 3 exhibited a resistivity of only 4.3 microhm*cm, making this ink formulation a good candidate for further studies into miniaturization.

To help nanoscale device fabrication and testing but also to accelerate the screening of potential inks and for general material property investigation, we developed a host structure capable of electrically interfacing at the nanometer scale while being accessible at the macroscale. This device is called the Nanoscale Experimenters Test System (NETS) and consists of three different modules for connection from the nanoscale to the macroscale. The smallest module (see Figure 5) is a processed silicon chip that contains many electrode pairs and triples with a narrow gap of two microns between single electrodes. The electrodes consist of one-micron thick gold traces on an oxide layer with silicon oxide also filling the areas between electrodes. The enabling feature is the chemical-
mechanical planarization step that yields a very smooth surface consisting of two very different materials. This planar substrate allows smooth patterning of films only a few nanometers thick without risking the loss of continuity due to surface roughness or discontinuities.

Figure 5: The NETS substrate layout showing many electrode pairs. At their termination point towards the center of the die, two-micron sized insulating gaps allow testing of electronically active materials.

We show here the physical properties of the NETS substrate and its compatibility with the DPN process as well as patterning with a large number of different metal and metal oxide materials.

II. REFERENCES