<table>
<thead>
<tr>
<th>Title</th>
<th>Demonstration of low-loss on-chip integrated plasmonic waveguide based on simple fabrication steps on silicon-on-insulator platform</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Tobing, Landobasa Yosef Mario A. L.; Tjahjana, Liliana; Zhang, Dao Hua</td>
</tr>
<tr>
<td>Date</td>
<td>2012</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10220/9201">http://hdl.handle.net/10220/9201</a></td>
</tr>
<tr>
<td>Rights</td>
<td>© 2012 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official DOI: [<a href="http://dx.doi.org/10.1063/1.4739523">http://dx.doi.org/10.1063/1.4739523</a>]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.</td>
</tr>
</tbody>
</table>
Demonstration of low-loss on-chip integrated plasmonic waveguide based on simple fabrication steps on silicon-on-insulator platform

Landobasa Y. M. Tobing, Liliana Tjahjana, and Dao Hua Zhang

Citation: Appl. Phys. Lett. 101, 041117 (2012); doi: 10.1063/1.4739523
View online: http://dx.doi.org/10.1063/1.4739523
View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v101/i4
Published by the American Institute of Physics.

Related Articles
Ultra-thin silicon-on-insulator strip waveguides and mode couplers

Loop-mirror-based slot waveguide refractive index sensor
AIP Advances 2, 042142 (2012)

Integrated optofluidic index sensor based on self-trapped beams in LiNbO3

A quantum dot rolled-up microtube directional coupler

Terahertz beam focusing based on plasmonic waveguide scattering

Additional information on Appl. Phys. Lett.
Journal Homepage: http://apl.aip.org/
Journal Information: http://apl.aip.org/about/about_the_journal
Top downloads: http://apl.aip.org/features/most_downloaded
Information for Authors: http://apl.aip.org/authors
Demonstration of low-loss on-chip integrated plasmonic waveguide based on simple fabrication steps on silicon-on-insulator platform

Landobasa Y. M. Tobing, a) Liliana Tjahjana, and Dao Hua Zhang b)
Nanophotonics Laboratory, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798

(Received 27 May 2012; accepted 13 July 2012; published online 25 July 2012)

We report the experimental realization of a robust silicon-based plasmonic waveguide structure which can theoretically provide sub-wavelength confinement for $E_x$- and $E_y$-polarized surface plasmon polariton modes. Our waveguides exhibit propagation loss as low as 0.2 dB/μm with ~50% coupling efficiency. © 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4739523]

Surface plasmon polariton (SPP) is a light propagation mode along metal-dielectric interface that is coupled to collective electron plasma oscillations in the metal. On-chip plasmonic waveguides (PWG) have attracted great interest because of its subwavelength light confinement, which can potentially lead to higher device integration density compared to conventional dielectric waveguides.1 Silicon on insulator (SOI) provides a suitable platform for plasmonics for its large refractive index contrast ($\Delta n \sim 2$) and established deep submicron fabrication process capability.2 Experimentally, Si-based on-chip PWGs have been demonstrated for different waveguide geometries and mode excitations.3–7

The most common type of PWG works based on horizontally polarized SPP modes ($E_x$-polarized), whose structure consists of a narrow silicon waveguide buried inside a thick metal film.3–6 The reported propagation losses for this PWG type are in the range of 0.37–0.8 dB/μm, which are achievable through various loss reduction attempts, e.g., the use of top dielectric spacer layer for SPP-mode isolation from the top metal,3 and the use of waveguide sidewall thermal oxidation give light confinement within the oxide instead of in the silicon core.5,6 However, extra fabrication steps are often required to realize such PWG, for example, the use of electroplating to deposit ~1 μm thick copper in Ref. 5 and the use of Ar ion milling to create deep-submicron trench on 200 nm thick gold film.6 Other type of PWG works based on vertically polarized SPP modes ($E_y$-polarized), where the metal film only covers the silicon waveguide top instead of the whole waveguide.7 Since there is no side metal deposition in this PWG structure, a more flexible planar integration is expected, but at the expense of less lateral mode confinement, which may reduce the integration density. In addition, tight alignment between metal overlay and silicon waveguide is necessary to ensure the excitation of $E_y$-polarized SPP mode. The reported propagation loss for this type is ~2 dB/μm. Note that the structure in Ref. 3 also supports $E_y$-polarized SPP mode, but generally, the modal confinement is not subwavelength in nature because the metal contributes more as a loading effect. This is similar to the case of rib waveguide in conventional integrated optics, where the mode confinement is characteristically below the waveguide core for small widths (weak loading), and progressively moving towards the waveguide core at increasing widths (strong loading).

Clearly, there is a trade-off between the above two PWG types. The $E_x$-polarized PWGs exhibit lower propagation loss at the expense of thick metal cladding and complicated fabrication steps, while the $E_y$-polarized PWGs require simpler fabrication steps but exhibit higher propagation loss. Indeed, there is a need for a realization of low loss on-chip PWG with subwavelength mode confinement and relatively simple fabrication strategy.

In this Letter, we propose a simple yet robust PWG structure consisting of a silicon waveguide coated by thin metal film (shown in Fig. 1), which is theoretically shown to provide sub-wavelength confinement for both $E_x$-polarized and $E_y$-polarized SPP modes, and experimentally shown to have ~0.2 dB/μm propagation loss and ~50% coupling efficiency’ for $E_y$-polarized mode.

As shown in Fig. 1, the proposed PWG structure consists of narrow silicon waveguide clad by gold film without top dielectric spacer layer and with metal thickness much smaller than those demonstrated in Refs. 3, 5, and 6. Ideally, semi-infinite metal is required for the realization of metal-insulator-metal plasmonic waveguide. However, realistically this may not be necessary since the extension of plasmonic field is not far from metal-dielectric interface. The SPP field penetration depth in the metal ($\delta_m$) can be calculated by $\delta_m = (\lambda/2\pi) |\sqrt{\varepsilon_m + \varepsilon_d}|/\varepsilon_m^{1/2}$, where $\varepsilon_m$ and $\varepsilon_d$ are the real permittivities of metal and dielectric, respectively. By

![SEM micrograph of SOIPWG before ZEP coating.](image-url)
inserting permittivities of silicon ($\varepsilon_\text{si} = 12.11$), and that of gold ($\varepsilon_\text{Au} = -96.9 + i10.97$), $\delta_\text{Au}$ is found to be $\sim 23$ nm (for $\lambda = 1550$ nm). For that reason, the gold thicknesses in this work are fixed at $t_\text{Au} = 40$ nm. The modal effective indices in this work are fixed at $t_\text{Au} = 40$ nm. The modal effective indices ($n_{\text{eff}}$) of SOI waveguide (SOIWG) and the proposed PWG (SOIPWG) as a function of waveguide width ($W$) are presented in Fig. 2, where the mode analysis is carried out by finite element method (FEM). One can see that a thin metal is sufficient to confine both quasi-TE ($E_x$-polarized) and quasi-TM ($E_y$-polarized) SPP modes.

The dependence of modal effective index on waveguide width is similar to the case of conventional dielectric waveguide, except for the fundamental quasi-TE mode (quasi-TE$_0$), where the effective index decreases at increasing width. This is because quasi-TE modes are the result of mutual coupling of two $E_x$-polarized SPP modes at two waveguide sidewalls, which give mode splitting consisting of symmetric and anti-symmetric modes. Here, the symmetric (anti-symmetric) mode corresponds to quasi-TE$_0$ (quasi-TE$_1$) modes in Fig. 2. The mode splitting (as defined by the effective index difference between symmetric and anti-symmetric modes) is inversely dependent on the interaction length between two SPP modes (as characterized by waveguide width). Thus, the mode splitting increases at decreasing waveguide width, and the effective index of both quasi-TE$_0$ and quasi-TE$_1$ converges to a single value belonging to that of the uncoupled $E_x$-polarized SPP mode ($n_{\text{eff}} \sim 3$) at increasing waveguide width.

In comparison with TE mode of a typical SOI waveguide (solid line), there is a large index mismatch between the SOIPWG and SOIWG modes, indicating that the coupling efficiency between SOIWG and SOIPWG will always be limited by Fresnel reflection caused by mode index mismatch $[R = (n_{\text{eff},2} - n_{\text{eff},1})^2/(n_{\text{eff},2} + n_{\text{eff},1})^2]$. More importantly, this remains the case regardless of whether taper structure is employed during coupling or whether there is a total overlap between the mode profiles of SOIWG and PWG. By substituting the effective index for SOIPWG ($n_{\text{eff}} \sim 3.1$) and SOIWG ($n_{\text{eff}} \sim 2.3$) modes at $W = 450$ nm, the maximum coupling efficiency can be estimated as $\sim 0.1$ dB/facet.

The device fabrication is outlined in the following steps. First, the SOI photonic waveguides were fabricated by 193 nm DUV lithography, where the waveguide thickness is 220 nm and the lower oxide cladding is 2 $\mu$m. The device consists of main waveguide (of waveguide width $W_{\text{SOI}} = 450$ nm) tapered down at the middle section to narrow waveguide, which has waveguide width ($W$) ranging from 150 nm to 250 nm. The taper length is $L_t = 10$ $\mu$m, while the narrow waveguide length ($L_N$) varies from 50 $\mu$m to 400 $\mu$m. The focused grating couplers were integrated at both sides as input and output ports, which are 1 mm apart and designed to excite TE mode in SOI waveguide. Second, the SOIWG was then converted to SOIPWG by covering the middle section of the narrow silicon waveguide with gold film at a length of $L_p$, which is fixed at 10% of the total narrow waveguide length, i.e., $L_p = 0.1L_N$. In this step, electron beam lithography was employed to make the opening before metal deposition, and 5 $kV$ acceleration voltage was chosen to ensure the electron beam penetration depth not exceeding the resist thickness so as to prevent substrate damage. Then, the metal deposition was carried out by e-beam evaporation, where 3 nm thick titanium was used as adhesion layer before 40 nm gold deposition took place. Finally, the samples were spun coated with ZEP520 e-beam resist for isolation. Here, the e-beam resist was preferred to conventional photoresist due to the lower optical absorption. The SEM micrograph of gold coated SOI waveguide before ZEP coating is shown in Fig. 1.

For device measurements, the light is coupled and collected by means of near-vertical coupling mechanism, where the light source and detector used in this work are SANTEC TLS-510 tunable laser and ILX FPM-8210 fiber power meter, respectively. The measurements were carried out before and after metal deposition in order to extract SPP related losses. Here, the fundamental TE mode of SOIWG can only couple to quasi-TE$_0$ mode in SOIPWG due to different symmetry conditions of quasi-TM$_0$, which has anti-symmetric $E_x$ profiles. The same reasoning applies for the higher order plasmonic modes, i.e., quasi-TE$_1$ and quasi-TM$_1$. The normalized transmission of SOIPWG for different widths ($W_p$) and lengths ($L_p$) are presented in Fig. 3(a), where each point corresponds to measurements across 6 samples with standard deviation represented by the error bar. The extraction of both the propagation ($\alpha_{\text{SPP}}$, $\alpha_{\text{SOI}}$) and coupling ($\eta_{\text{SPS}}$, $\eta_{\text{SOI}}$) losses are obtained from linear fit, and shown in Fig. 3(b) as a function of $W_p$. The exponential dependence of $\alpha_{\text{SOI}}$ on $W_p$ is related to the mode cut-off condition, i.e., the width below which the light is no longer confined in the waveguide. FEM simulations show that the cut-off width of ZEP520 coated SOIWG is 200 nm, which corresponds experimentally to $\sim 60$ dB/cm propagation loss in Fig. 3(b).

On the other hand, the measured propagation losses for SOIPWG are $\alpha_{\text{SPP}} = 0.2 \pm 0.08$ dB/um ($W_p = 150$ nm), $\alpha_{\text{SOI}} = 0.32 \pm 0.06$ dB/um ($W_p = 200$ nm), and $\alpha_{\text{SPS}} = 0.48 \pm 0.12$ dB/um ($W_p = 250$ nm). The observed trend where $\alpha_{\text{SPS}}$ increases with $W_p$ is rather unusual, particularly when numerical simulations normally show decreasing trend of propagation loss at increasing waveguide width. We believe
this can be attributed to material absorption of titanium adhesion layer, which is known to have large extinction coefficient in infrared wavelength range. Since SPP mode shifts towards the sidewalls at increasing $W_P$, the field overlap of SPP mode with titanium layer is also expected to increase. In addition to this, surface scattering loss will also increase due to increased interaction with gold film roughness. The total insertion loss of SOIPWG consists of (1) the coupling loss at the grating couplers ($\eta_{\text{grating}}$), (2) the coupling loss due to transition from main waveguide to narrow SOIWG ($\eta_{\text{SOI}}$), and (3) the coupling loss at SOIWG-SOIPWG interfaces ($\eta_{\text{SPP}}$).

Fig. 4 shows the coupling losses for both coated ($\eta_{\text{SOI}} + \eta_{\text{SPP}}$) and uncoated ($\eta_{\text{SOI}}$) waveguides. Here, the coupling losses have been normalized by grating coupler loss, which is measured as $\eta_{\text{grating}} \sim 4\text{ dB/facet}$. The decrease of $\eta_{\text{SOI}}$ with $W_P$ is as expected due to decreasing sidewall scattering loss resulting from the decrease of mode field size in larger $W_P$. The coupling loss between SOIWG and SOIPWG ($\eta_{\text{SPP}}$) can then be deduced by subtracting the total coupling loss of coated and uncoated waveguides, as denoted by dashed line.

The measured $\eta_{\text{SPP}}$ increases with $W_P$, which increases from $\eta_{\text{SPP}} \sim 2.91\text{ dB/facet}$ ($W_P = 150\text{ nm}$) to $\eta_{\text{SPP}} \sim 13\text{ dB/facet}$ ($W_P = 250\text{ nm}$). Since SOIWG couples directly to SOIPWG in all our experiments (as shown by the inset of Fig. 4), we believe there is cavity effect formed by mode index differences between SOIWG and SOIPWG modes (see Fig. 2). This is well supported by our FEM simulations, where a slight change of $L_p$ could lead to intensity buildup within SOIPWG region and results in either full-transmission (resonance) or full-reflection (anti-resonance). It is therefore possible that the coupling loss appears large when it is far from resonance condition. For this reason, the measured coupling losses for $W_P = 200\text{ nm}$ and $W_P = 250\text{ nm}$ may not be accurate as they are convoluted by such cavity effects. Furthermore, FEM simulations show the estimated coupling loss of $\sim 2\text{ dB/facet}$ for $150\text{ nm} \leq W_P \leq 250\text{ nm}$, about the same order as our experimentally measured $\eta_{\text{SPP}} = 2.91 \pm 1.57\text{ dB/facet}$ for $W_P = 150\text{ nm}$. By calculating loss due to Fresnel reflection for $W_P = 150\text{ nm}$ ($\sim 84\%$), the field overlap between SOIWG and SOIPWG can be estimated as $\sim 60\%$, in agreement with numerical simulations.

In summary, we have proposed on-chip plasmonic waveguide that can be realized through simple fabrication steps, and demonstrated propagation loss down to $\alpha_{\text{SPP}} \sim 0.2\text{ dB/\mu m}$ (equivalent to $2\text{ dB/cm}$ propagation length) with $\sim 2.91\text{ dB/facet}$ coupling loss. The follow up of this work would include further reduction of coupling loss that can be done by directly coupling a wider SOIWG ($W_{\text{SOI}} > W > W_P$) into SOIPWG, which is expected to give reduced Fresnel reflections and increased mode field overlap, in addition to giving suppressed cavity effect and more accurate coupling loss measurements. Different metals can always be considered for future works, particularly those of lower extinction coefficient such as silver (Ag), or those more compatible to complementary metal-oxide-semiconductor process such as copper (Cu).

The authors thank Pieter Dumon for the SOI device fabrication on ePIXnet platform. This work was supported by National Research Foundation, Singapore under NRF-G-CRP 2007-01.


7S. Sederberg, V. Van, and A. Y. Elezzabi, Appl. Phys. Lett. 96, 121101 (2010).