Showing results 33 to 52 of 62
< previous
next >
| Issue Date | Title | Author(s) |
 | 2008 | High-speed and low-power serial accumulator for serial/parallel multiplier | Meher, Manas Ranjan; Jong, Ching Chuen; Chang, Chip Hong |
 | 2021 | Identification of FSM state registers by analytics of scan-dump data | Cui, Aijiao; He, Chengkang; Chang, Chip Hong; Lu, Hao |
 | 2008 | Information theoretic approach to complexity reduction of FIR filter design | Chang, Chip Hong; Chen, Jiajia; Vinod, Achutavarrier Prasad |
 | 2008 | Intellectual property authentication by watermarking scan chain in design-for-testability flow | Cui, Aijiao; Chang, Chip Hong |
 | 2008 | IP watermarking using incremental technology mapping at logic synthesis level | Cui, Aijiao; Chang, Chip Hong; Tahar, Sofiène |
 | 2015 | Low field domain wall dynamics in artificial spin-ice basis structure | Lim, Gerard Joseph; Kwon, Jae Suk; Goolaup, Sarjoosing; Kerk, I. S.; Chang, Chip Hong; Roy, K.; Lew, Wen Siang |
 | 2004 | Low power low voltage adder cells for digital multiplier | Zhang, Mingyan |
 | 2020 | A modeling attack resistant deception technique for securing lightweight-PUF based authentication | Gu, Chongyan; Chang, Chip Hong; Liu, Weiqiang; Yu, Shichao; Wang, Yale; O’Neill, Máire |
 | 2005 | New adaptive color quantization method based on self-organizing maps | Chang, Chip Hong; Xu, Pengfei; Xiao, Rui; Srikanthan, Thambipillai |
| 2013 | A new approach to the design of efficient residue generators for arbitrary moduli | Low, Jeremy Yung Shern; Chang, Chip Hong |
 | 2016 | A new event-driven Dynamic Vision Sensor based Physical Unclonable Function for camera authentication in reactive monitoring system | Zheng, Yue; Cao, Yuan; Chang, Chip Hong |
 | 2009 | A new redundant binary Booth encoding for fast 2^n-bit multiplier design | He, Yajuan; Chang, Chip Hong |
 | 2004 | Optimization of FIR filters with CSD coefficients | Ye, Zhi. |
 | 2009 | Optimization of structural adders in fixed coefficient transposed direct form FIR filters | Faust, Mathias; Chang, Chip Hong |
| 2012 | Pipelined adder graph optimization for high speed multiple constant multiplication | Kumm, Martin; Zipf, Peter; Faust, Mathias; Chang, Chip Hong |
 | 2008 | A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two’s complement converter | He, Yajuan; Chang, Chip Hong |
 | 2014 | A pragmatic per-device licensing scheme for hardware IP cores on SRAM-based FPGAs | Zhang, Li; Chang, Chip Hong |
 | 2014 | Protecting FPGA design with elliptic curve cryptography | Wei, Wei |
 | 2022 | PUF-based mutual authentication and key exchange protocol for peer-to-peer IoT applications | Zheng, Yue; Liu, Wenye; Gu, Chongyan; Chang, Chip Hong |
 | 2018 | Reliable and modeling attack resistant authentication of Arbiter PUF in FPGA implementation with trinary quadruple response | Zalivaka, Siarhei S.; Ivaniuk, Alexander A.; Chang, Chip Hong |